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ABSTRACT 
The recently developed gate turn-off thyristor is now becoming well established as the 
first choice switching device in high power converters for applications such as 
uninterruptible power supplies, frequency changers, and AC and some DC variable speed 
motor drives. The special operating features of these devices in conventional circuit 
configurations are investigated. 
The GTO thyristor physical behaviour and operating characteristics are first described 
and supported by measurements made at turn-off currents of up to 600A on a specially 
constructed test circuit. From this, it is shown that, owing to the extremely fast rates of 
fall of anode current at turn-off, voltage overshoot effects caused by the stray circuit 
inductances are highly dangerous to the device, and effective snubbing is essential. 
A detailed study of these stray inductance effects in constructed DC chopper and H-bridge 
inverter circuits follows. The circuits are modelled to include these strays, with 
appropriate mathematical analysis and computer simulation, to determine which stray 
inductances are the most influential in causing GTO thyristor voltage stress. 
The different switching patterns are considered for the H-bridge to provide 
quasi-square and various pulse width modulated (PWM) output voltage waveforms, and 
the detailed current transfer paths in the various circuit devices and snubber 
components defined and mathematically analysed in each case. Practical switching 
effects of diode reverse recovery and GTO mismatched switching times are demonstrated 
and possible damaging conditions revealed. 
All analytical and computed results are supported by experimental measurements. 
A GTO thyristor will be damaged by attempting to turn-off an over-current, and 
satisfactory protection against this is essential. Conventional fusing is usually 
inadequate, and a better method is to use a fast active system utilising either a crowbar 
and fuse, or rapid direct gate turn-off. Both methods are investigated and experimental 
results provided. 
11 
It is concluded that, with appropriate circuit layout and component choice, the 
unavoidable stray inductance effects can be limited to manageable levels. The most 
severe effects are caused by the DC source inductance which is the most difficult to 
minimise. Others within the power circuit, if kept small, will have a marginal effect. 
Fast over-current protection is achievable. 
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CHAPTER 1 
INTRODUCTION 
1.1 Background 
The gate turn-off thyristor (GTO) is a member of the diverse family of four layer 
(pnpn) power switching devices. The earliest four layer switches were silicon 
controlled rectifiers (SCRs) or thyristors, the former title coming from their function, 
and the latter by analogy with the gas-filled thyratron valve, which they largely 
replaced. 
Thyristors are relatively simple devices to construct and to model mathematically, 
involving a top metallisation (cathode side) which has only one centre gate connection. 
Other techniques use interdigitation and an amplifying gate. 
The main advantages of thyristors include their ruggedness (ability to withstand high 
surge voltages and currents), the small amount of gate power needed to turn them on and 
the lower conduction drop than the mercury valves that they replaced. The main 
disadvantage, along with the valves, lies in the lack of any effective means of turn-off, 
except by starving them of anode current for a specified time (about 10OµS [1]). Thus 
their use is mainly limited to phase-control applications, usually directly connected to 
the AC lines supply, where they can be naturally turned off (commutated) as the supply 
crosses zero. 
An advance on the line-commutated thyristor is the family of fast, or inverter type 
thyristors. In these, the silicon crystal is usually doped with gold atoms. This reduces 
the life time of the charge plasma in the n-base of the thyristor, so that the time for 
which the thyristor must be starved of anode current to turn it off (turn-off time) is 
reduced to some tens of microseconds. It now becomes reasonable to turn off the 
thyristor using forced commutation employing auxiliary components to induce a current 
zero and reverse bias across the thyristor. The device may thus be used to switch power 
from a DC supply, or produce AC from DC (by inverter), or for DC voltage control (by 
chopper). Because of the still relatively long commutation times of these devices and the 
losses in the auxiliary circuits, the switching frequency is limited. 
More recently has appeared a substantially greater improved device, the asymmetric 
thyristor (ASCR). The conventional thyristor, with two high-voltage blocking pn 
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junctions, can sustain high voltage in both directions. The ASCR trades off its reverse 
voltage blocking capability for something more useful in inverter and chopper circuits, 
a thinner piece of silicon for the same forward blocking voltage. The ASCR can therefore 
only be used in applications where there is no requirement for large reverse voltages. 
This saving in crystal thickness can be utilised in one of two ways. If the amount of gold 
doping is kept the same as in a fast turn-off thyristor, the commutation time remains of 
the order of tens of microseconds, but the on-state voltage drop is considerably reduced, 
giving a saving in on-state dissipation and a larger current surge rating. If however, 
the gold level is substantially Increased, the on-state voltage drop is increased to the 
previous level, but the turn-off commutation time will be dramatically reduced to a few 
microseconds. This greatly eases the problem of turning off the ASCR as the energy 
required to be stored in the auxiliary commutation components is relatively small. 
The ASCRs are capable of switching at tens of kilohertz and the device is becoming 
popular for pulse-width modulated (PWM) inverters with switching frequencies of 
several kilohertz. 
Physicists and device designers, turning their attention to the family of four-layer 
devices, realised that the thyristor cannot be turned off from the gate because of the high 
internal loop gain of the pnp-npn transistor pair. If the regenerative loop gain could be 
carefully controlled, and if the gate series resistance could be made sufficiently small to 
all active parts of the chip, then it would be possible to construct a four-layer device 
which could be turned off from the gate. Because of the promise held out by this device to 
be a rugged, high voltage, high current power switch, yet economical in silicon content, 
much work was undertaken to develop a practical device. The answer proved to lie in 
several directions simultaneously, and has become possible with recent advances in 
semiconductor-device-fabrication technology. 
The GTO switch was introduced commercially in the early 1960's [2] and has since 
continued to develop and advance in the power electronics field, especially during the 
1970's with the introduction of the fine pattern processing technology of integrated 
circuits for LSI devices. 
The uniqueness of the GTO lies in its self extinction capability which eliminates the 
needs for a forced commutating circuit. The device properties, in many respects, He 
between those of the thyristor and transistor, and it is now the favoured switching device 
in high power conversion applications. 
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The power handling capability of the GTO, which was regarded as being difficult to 
increase, has now been extended, and GTOs from 1200V, 20A types up to 4500V, 3000A 
types are presently available, with devices of about 4500V-5000V capable of 
interrupting currents of up to 4000A [2] soon to be realised. 
1 .2 Objectives 
The objectives of this research are: 
a) To provide an understanding of the physical behaviour and operating 
characteristics of the GTO thyristor. 
b) To assess the special problems of their implementation in DC choppers and DC-AC 
inverters. 
c) To investigate GTO over-voltage and over-current protection requirements and 
methods. 
d) To conduct an in-depth study of the effects of stray circuit inductances on the 
induced GTO over-voltages during all possible switching modes in the DC chopper 
and H-bridge inverter. 
e) To mathematically model the circuit behaviour allowing for lumped stray 
inductances and GTO snubber networks as current transfers between the active 
devices during the various possible switching patterns. 
f) To determine the relative importance of the various circuit path stray inductances 
in generating transient over-voltages, and the implications for circuit layout and 
component choice. 
1.3 Method of Approach 
The approach adopted in this work has been to first investigate the principles of 
operation and characteristics of the GTO thyristor in general and one IR type 
160PFT100 GTO in particular. This is presented in Chapter 2 which also evaluates the 
design and construction of a suitable gate drive circuit for the latter. Recommendations 
for the snubber circuit design are presented, and experimental measurements provided. 
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Chapter 3 deals with the mathematical analysis of the transient behaviour of the GTO 
thyristor and its snubber at turn-off in a conventional DC chopper circuit with 
resistive and resistive-inductive loads. Results are predicted using Laplace analysis and 
computer based numerical techniques, and compared with experimental results. 
The investigation is then extended in Chapters 4 and 5 to an H-bridge employing GTOs 
capable of controlling 200A as the main switching elements. Chapter 4 is concerned 
with the mathematical models of the H-bridge operating in the quasi-square mode, 
whereas Chapter 5 assesses those for a pulse-width modulated output voltage. Allowance 
is made for the practical switching effects of diode reverse recovery and mismatch of 
device switching times. 
Comprehensive consideration is given to the GTO over-current protection. Detection and 
current interruption systems that provide suitable protection are covered in Chapter 6. 
Again supporting practical results from designed and constructed systems are presented. 
Chapter 7 gives the overall conclusions together with suggestions for further work. 
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CHAPTER 2 
CHARACTERISTICS AND OPERATION OF THE GTO THYRISTOR 
2.1 Introduction 
The gate turn-off (GTO) thyristor is one of the most versatile switching devices yet 
developed, having ideal advantages; high blocking voltage, high peak and surge current 
capabilities and high power gain. It incorporates the advantages of both the 
conventional thyristor and the high-power bipolar transistor, and its turn-on and 
turn-off can be achieved by changing over only the polarity of the gate current. The 
negative gate current required for turn-off is only a fraction of the anode current 
lasting only for a few microseconds at a voltage no greater than the gate-cathode reverse 
breakdown voltage. 
This chapter describes the characteristics and operation of the GTO thyristor and 
presents the characteristics of the International Rectifier type 160PFT100 GTO rated 
at 160A average, 1kV and having a 600A turn-off capability. In particular, it shows 
how these devices should be applied for safe operation. 
2.2 Comparison Between the GTO and Conventional Thyristor 
The argument for using GTO thyristors are overwhelming: 
a) Self turn-off is provided by reversely biasing the gate, thus eliminating the 
need for the external commutation circuit, for applications in DC fed circuits 
where natural commutation is not possible; 
b) A reduction in cost, weight, volume and acoustic , and electromagnetic noise 
results; 
c) Faster turn-off results, permitting the use of higher switching frequencies; 
These benefits are achieved at the expense of a more complex GTO gate drive circuit. 
However, the cost and size of this is very small compared with the cost and size of the 
forced commutation components of the conventional thyristor. 
2.3 Comparison Between the GTO Thyristor and the Bipolar Transistor 
The GTO possesses significant advantages over the bipolar transistor, although for 
applications in the lower current and voltage ranges, the transistor is still favoured. 
The GTO has the following advantages: 
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a) Higher blocking voltage and high ratio of peak controllable current to average 
current; 
b) Higher continuous current ratings; 
c) Higher surge current capability; 
d) The power consumed to drive the GTO is lower, a high gate drive throughout 
conduction not being necessary; 
2.4 GTO Basic Principle of Operation 
The cell structure of the GTO thyristor, being a four layer pnpn device, is basically 
similar to that of the conventional thyristor. The operation may be explained in terms 
of the two-transistor model of the thyristor. 
2.4.1 Two transistor model 
The two transistor model is shown in Figure 2.1. The turn-on is initiated by emission 
of electrons across junction J3 into the npn transistor base when the gate-cathode 
junction is positively biased. This effectively turns on the npn transistor layer of the 
thyristor. These are attracted across the depletion layer of blocking junction J2, 
inducing a corresponding hole emission across J1. 
ANODE A 
GATE 
J1 
J2 
G 
J3 
A 
IA 
ctpnp 
Q1 
J1 
J2 
'G 
J3 
Q2 
C' °pn I K 
K 
K 
Figure 2.1 Two-transistor model of a thyristor 
A regenerative arrangement therefore occurs in which the collector current of one 
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CATHODE 
transistor supplies the base drive for the other. Latching of the thyristor occurs when 
both transistors saturate; the thyristor then conducts irrespective of the gate signal. The 
condition for turn-on is [3]: 
OLnpn + ap >1 (2.1) 
where anpn and apr, p are respectively the npn and pnp transistors common base 
current gains 
Turn-off is obtained by extracting sufficient charge from the gate region to interrupt 
the positive feedback loop between the transistor sections of the device causing the loop 
gain to fall to a point where the regenerative action ceases. 
2.4.2 Turn-off gain 
With reference to Figure 2.1, to sustain the npn transistor on, the base current 
required is (1-anpn)IK, which is provided by the pnp transistor. The GTO turns off if: 
apnp'A + 'G < (1 - anpn)IK (2.2) 
where (app IA + IG) is the npn transistor actual base current; this yields 
(Appendix IV) 
JL. 
____ 
aýpn 
(cc + ccpnp -1 npn 
(2.3) 
This ratio is the GTO thyristor turn-off gain. The equation implies that in order to 
obtain a high turn-off gain, the anpn should be large whereas apnp should be small. 
This is incompatible with other requirements, as shown later, and a compromise is then 
essential. 
2.4.3 Maximum controllable on-state current 
During the turn-off process, the p-base material present in the path between the gate 
terminal and the preceding plasma front possesses significant resistance (R&. The gate 
current flowing in this resistance will therefore produce a voltage drop in the p-base. 
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This voltage drop may drive the gate-cathode (n-emitter/p-base) junction, being 
reversed biased, into reverse avalanche (breakdown) as the current flow increases. 
However, a limit to the amount of this gate current prior to the junction break-down is 
given by [3] [4]: 
4VGK 
GR 
B 
and 
(2.4) 
RB (the p-base resistance) =WL 
(2.5) 
p 
where VGK is the break-down voltage of the gate-cathode junction 
p is the p-base resistivity 
S is the cathode (emitter) width 
L is the cathode (emitter) length 
Wp is the p-base width 
The maximum current which can be drawn from the GTO gate is therefore a function of 
R8 and VGK. The maximum anode current which may be controlled can then be indicated 
by combining equations 2.4 and IV. 5 (Appendix IV), as follows; 
<- 
4V a GK 
. 
npn (2.6) 
-1) TCM RB (ann +a pnp npn 
The requirements of low p-base resistance and high gate-cathode breakdown voltage are 
conflicting. If a high junction breakdown voltage is achieved by lightly doping the 
p-base, the lateral resistance will be high. Furthermore, if a wide p-base is 
considered, RB will be low but the anpn, hence the turn-off gain, will be low. 
This conflict is overcome by the interdigitation of the gate and cathode regions; the 
cathode emitter area is subdivided into many elongated thin strips that are fully 
encompassed by a gate region, Figure 2.2. The main advantage of this arrangement is 
that the lowest value of p-base resistance RB is obtained. 
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(a) 2500V, 1SOOA GTO type (b) 1200V, 600A 160PFT100 GTO 
Figure 2.2 Gate-cathode structure of the GTO thyristor 
2.4.4 GTO cathode structure 
The cathode (n-emitter) pattern geometry is one of the important design parameters 
for achieving a high controllable on-state current capability. Referring to Figure 2.2, 
the length of the cathode finger is controlled by the voltage drop in the gate metallization 
that occurs at turn-off and the achievement of an acceptable value of current density at 
on-state and turn-off, whereas the width is limited by the maximum controllable 
on-state current and the on and off state voltages. It is desirable to reduce the width in 
a manner which makes it possible to increase the average forward current combined 
with an acceptable value of off-state voltage. 
The gate region is etched below the level of the cathode element, which in fact is an 
island, as shown diagrammaticaly in Figure 2.3. This mesa construction permits a good 
voltage isolation between the cathode and gate regions, whilst a reliable electrical and 
thermal contact may be made to the cathode islands using a compression-bond technique. 
The high power GTO therefore effectively consists of a number of smaller GTOs 
connected in parallel, all integrated into a single piece of silicon. The disadvantages of 
this construction are that the amount of gate current required for turn-on becomes 
high, and due to the small ratio of the cathode to total device areas, the device thermal 
resistance is increased. 
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CATHODE ELECTRODES 
GATE EL 
r 
n 
P 
ANODE ELECTRODES 
Figure 2.3 Cross-section of the gate-cathode junction assembly 
2.4.5 Plasma pinching 
At turn-off, the GTO gate is reversed biased with respect to the cathode; the extraction 
of holes from the p-base results in a pinching of the hole-electron plasma that carries 
the current between the anode and cathode regions. This is illustrated schematically in 
Figure 2.4. 
Turn-off is initiated at the edge of the cathode region next to the gate which introduces 
reverse bias as holes flowing in the p-base from the anode to the cathode element are 
swept out from the gate. As more charge carriers are extracted, which increases the 
resistance RB, the conducting channel is constricted further until only the very centre 
region of the cathode finger remains conducting and forward biased. This causes a 
current crowding effect as the anode current during this period, the GTO storage time 
(sub-section 2.6.2, (b) (ii)), remaining unchanged. Hole extraction continues until 
the positive feedback loop between the npn and pnp transistor sections is interrupted. 
The anode current rapidly collapses, the J3 junction centre then reverse biases and the 
GTO regains the forward voltage blocking ability at junction J2. 
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Figure 2.4 Plasma pinching on turn-off 
2.5 Minority Carrier Lifetime Control 
High turn-off gain, hence controllable current, may be achieved by a low value of the 
common-base current gain in the pnp section of the GTO. This value can be expressed 
by [4]: 
UPnp = aT 7 6 (2.7) 
where aT is the transport factor, defined as the ratio of the hole current 
from the p-emitter to the total emitter current 
y is the emitter injection efficiency, defined as the ratio of the hole 
current reaching the collector to the total emitted hole current into 
the base. 
Therefore reduced app may be obtained by an increase in the width of the n-base with 
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low minority-carrier lifetime to reduce aT, or a reduction in the thickness of the 
p-emitter to decrease y. 
A common feature of the GTO which naturally lowers cxpnp, is the wide n-base to give the 
device its forward blocking capability. 
Also, it is important to provide some mechanism to remove or eliminate the charge 
trapped in the n-base region after turn-off. However, the value of apnp must be kept 
low. Two common techniques are adopted, these being: 
a) Shorted-anode emitter technique 
Figure 2.5(b) shows the basic structure with anode emitter short circuits. This 
contains resistive shunts of n-regions bypassing the p-emitter to createa discharge 
path for the charge trapped in the n-base after turn-off. This approach reduces apnp as 
it lowers the p-emitter anode injection efficiency y. 
The anode shorted technique has several merits such as low on-state losses, higher 
surge current capability and low leakage current. The adverse effects are; the more 
complex fabrication process and the very low reverse voltage blocking capability 
(typically 15V-20V), which is limited 'to that of the gate-cathode junction J3, J1 
being shorted. 
It is found that values of anode short resistance Ra corresponds to the n-material sheet 
resistance of less than 1OQ. cm2 [31 will produce a good turn-off characteristics. 
b) Heavy metal doping technique 
This is illustrated in Figure 2.5(a). The n-base region is doped with a metal such as 
gold. This produces recombination centres, and hence reduces minority carrier 
lifetime. Also, apnp is controlled by the reduction in aT. 
With this technique, in addition to the ease of the fabrication process, the device 
reverse voltage blocking capability is enhanced. The GTO can, in fact, have symmetrical 
forward and reverse voltage withstand. As demonstrated in Figure 2.5(a), junction J1 
is complete and blocks the reverse voltage. However, this approach results in a high 
on-state voltage drop and high leakage current. 
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Figure 2.5 Carrier lifetime reduction techniques 
2.6 GTO Thyristor Characteristics 
J2 
The GTO voltage-current characteristics which indicates the two stable operating 
regions of the device is shown in Figure 2.6. These regions correspond to the forward 
on and off states of the GTO. 
With no gate current, only a small leakage current flows between the anode and cathode. 
However, if the anode voltage exceeds the break-over value, the GTO then switches into 
forward conduction. With normal operation, the device turns on once the anode current 
has exceeded the latching level IL, but may switch off if the current is reduced below the 
holding current value in the absence of gate drive. 
With negative gate current applied for turn-off, the GTO reverts from the forward 
on-state region to the forward off-state region. 
2.6.1 Static characteristics 
a) Forward blocking capability (VORM) 
Forward break-over by sufficient anode voltage is likely to occur if the anode-cathode 
A 
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Figure 2.6 Symbol and voltage-current characteristics of the GTO thyristor 
leakage current becomes high enough to initiate the regenerative action to turn-on. The 
forward blocking capability of the GTO thyristor therefore, may be enhanced if this 
leakage current is diverted out at the gate. This is achieved effectively by reverse 
biasing the gate-cathode junction during the GTO forward blocking period. The gate 
reverse bias voltage VGR may be; 
0< VGR < Vg-k 
where Vg. k is the gate-cathode break-down voltage (approximately 20V) 
Turn-on of the GTO thyristor by forward break-over may result in the destruction of 
the device. The full load current may be concentrated in a few cathode islands that are 
On-state 
f Switching state 
f 
f 
f 
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the first to conduct, the others then being prevented from turn-on as the GTO voltage is 
immediately reduced by the turn-on of the former. 
b) Reverse blocking capability (VRRM) 
The construction of the GTO thyristor determines if the device can block high reverse 
voltage as explained in section 2.5. A high reverse blocking capability can be an 
advantage for the GTO in some application such as current fed inverters and controlled 
rectifiers. 
c) 'Latching current (IL) 
Due to the cathode structure, the GTO thyristor may be considered to consist of many 
small GTOs in parallel. The latching of one cathode finger will reduce the whole device 
voltage and the GTO may be said to be turned on, although it only carries a small portion 
of the load current. However, the agreed definition for the latching current is the 
minimum current required to latch all the cathode islands of the GTO thyristor into 
conduction. 
Moreover, when the GTO anode current is less than IL, the device behaviour will be 
similar to that of the transistor. 
d) Holding current (IH) 
This is the minimum anode current required to maintain the GTO in the conduction state 
irrespective of the gate current. Some of the cathode islands, if the GTO anode current 
falls to a value below the holding current, may be unlatched. These will remain in the 
off state should the anode current increase again, and as current cannot spread 
throughout the device, results in high current concentration in those islands remaining 
in conduction. Therefore, a possibility of permanent damage to the device arises. 
However, this problem can be avoided when, during the GTO conduction period, a 
continuous gate current (back-porch) is maintained to prevent individual cathode 
fingers from unlatching. 
e) On-state voltage drop (VTM) 
The forward voltage drop of the GTO thyristor will be influenced by the junction 
temperature and by the presence of the back-porch current at the gate. Without 
continuous gate drive, the voltage drop is higher at low values of anode current, as 
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demonstrated in Figure 2.7 [6]. This is caused by the unlatching of some of the cathode 
regions with the current density increasing in those already turned on. 
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Figure 2.7 On-state voltage as a function of on-state current for the 160PFT100 GTO [6] 
2.6.2 Dynamic characteristics 
a) Turn-on 
The typical voltage and current waveforms of the GTO thyristor at turn-on and turn-off 
are represented schematically in Figure 2.8. 
I) Initial-on gate current pulse (IGM) 
The GTO turn-on is initiated by the application of a current pulse to the gate. This, due 
to the highly interdigitated structure of the GTO gate-cathode, should be of a large value 
with short rise time to ensure a rapid turn-on of all the partial areas of the GTO pellet 
structure and a good current sharing between the cathode fingers. The initial-on pulse 
is sustained for a duration tFG which is long enough to ensure the complete turn-on. 
The minimum value of tFG is at least twice the gate delay time td [5]. The parameters 
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I 
t 
t 
ISM, dildt and tFG (Figure 2.8) may have to be varied slightly depending on the 
environment temperature. 
i 1) Back-porch current (IG) 
After the initial gate current pulse, the current level may be reduced to a much lower 
value (approximately 10%-20% of ISM, depending on the environment temperature), 
which is maintained for the whole duration of the GTO forward conduction state. This, 
commonly known as the back-porch current, is required to ensure that all the cathode 
islands remain latched whatever subsequent varations might occur in the device anode 
current. 
II I) Rate of rise of anode current(diT/dt) 
With the conventional thyristor, the relatively low rate of plasma spreading during 
initial turn-on limits the initial conducting capability of the device and necessitates a 
di/dt limitation of the anode current. With the GTO thyristor, owing to its fine 
interdigitated structure, turn-on is very rapid, assuming adequate gate drive. 
Conduction is initiated at multiple places across the gate-cathode area, and the plasma 
spreading across each cathode element is extremly fast. Therefore initial conduction 
occurs over a large proportion of the cathode area and hence restriction on di/dt of 
anode current by external protection is not usually required and is adequately 
controlled by the device self and the external stray inductances. 
1 v) Minimum on-state time (ton) 
To avoid endangering the GTO, a minimum on-state duration ton should be maintained 
before turn-off is attempted to ensure that all the cathode regions are in full 
conduction. Otherwise, at turn-off the poor load current sharing between the cathode 
islands results in very high current densities in those elements which are turned on, 
and the rise in their temperature gives the risk of their failure to turn off and the 
complete destruction of the device. 
Furthermore, the time required for the complete discharge of the snubber capacitor 
into the GTO at turn-on, must be incorporated in the minimum on-time limit. If this is 
incomplete, the rise of the anode-cathode blocking voltage will be unrestrained until it 
is greater than that of the capacitor. This increases the GTO turn-off losses and the 
possibility of GTO re-triggering and damage due to the excessive initial dvldt. The 
effect is illustrated in Figure 2.9. 
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Figure 2.9 Waveforms at GTO turn-off when the snubber capacitor is not fully discharged 
during turn-on time 
v) GTO turn-on losses 
Maximum GTO turn-on losses occur with resistive loads and negligible anode current 
di/dt limitation from stray inductances. It is then good practice to include a small 
inductor to lengthen the current rise time as illustrated in Figure 2.10. This may be 
accompanied by its own freewheeling diode, otherwise turn-off losses are increased due 
to increased stored energy producing a higher overshoot of the snubber capacitor 
voltage, as explained in the next section. 
The turn-on losses will include those incurred by the snubber circuit discharge 
current. 
b) Turn-off 
The typical waveforms at the GTO turn-off are included in Figure 2.8 with 
experimental waveforms in the oscillograms of Figure 2.11. 
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Figure 2.10 Anode voltage and current during GTO turn-on (160PFT100) 
i) turn-off time intervals 
Referring to Figure 2.11, the turn-off phases are: 
to - t1: At to, the turn-off of the GTO is initiated by the application of a negative 
voltage pulse to the gate, the magnitude of which is limited by the break-down voltage of 
the gate-cathode junction. The extracted negative current then rises at a rate dictated 
effectively by the gate circuit inductance and the value of the negative voltage source 
applied. The gate voltage develops a small negative potential caused by the increase of 
the p-base resistance as the plasma pinching action continuous. 
This phase, known as the storage time Is, during which no varAätions occur to the anode 
voltage and current, ends at t1 where the anode current has fallen to 90% of its peak 
value. 
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Figure 2.11 Typical turn-off performance of the 160PFT100 GTO thyristor 
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to tl t2 t3 t4 is 
tl - t2: This is the anode current fall time tf. By time t1, sufficient current is 
extracted from the GTO gate to interrupt the regenerative action of the pnp and npn 
sections of the device. The anode current fall is extremely fast, coinciding with the peak 
gate current, and the anode current diverts correspondingly quickly into the snubber 
circuit resulting in the parasitic inductance of the GTO to snubber loop (Figure 2.12), 
inducing a voltage spike (Figures 2.8 and 2.11) which must not exceed about 1/3 of the 
rated blocking voltage [7], but is best kept to a minimum. The voltage spike generated 
due to the finite turn-on time of the - snubber diode will also contribute to the former 
spike. 
GTO i 
1 L3 
1t 
Rs 
Figure 2.12 Effect of Parasitic inductances in the snubber circuit 
Ll, L2 and L3 are stray inductances 
At the end of anode current fall, t2, the voltage spike collapses to the accumulated 
voltage across the snubber capacitor, with the GTO now virtually blocking current. 
The reversed biased gate-cathode junction is driven into avalanche breakdown, due to 
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the rapid fall of the gate current in the gate circuit inductance Lg. 
t2 - t3: At t2, the anode current has fallen to a small tail current level. This tail, the 
peak value of which is usually 10%-20% of the anode current, is due to the remaining 
residual charge trapped in the n-base section in the vicinity of the anode p-emitter. 
In general, the value of the tail current depends on the constructional technique of the 
GTO. Devices with emitter-shorts have lower tail current. The tail current decays to 
zero during this phase. 
Voltage builds up across the GTO thyristor as the diverted anode current charges the 
snubber capacitor during its fall to zero, Figure 2.11. Correspondingly, the GTO 
voltage rises further with a quarter cycle of oscillation to a peak overshoot, when the 
stored inductive energy in the anode circuit discharges into the snubber capacitor. 
Following the dissipation of the stored energy in the gate circuit inductances into the 
gate-cathode, the gate-cathode voltage falls to the voltage of the applied negative source. 
At the end of the anode current fall, the gate current decays with a rate controlled by the 
gate circuit inductance L9, the gate-cathode junction break-down voltage V9_k and the 
applied negative gate voltage VGR 1121, i. e. 
dIG 
(Vg. 
k_VGR) 
dt L 
9 
(2.8) 
The gate and anode tail currents will equalize following the recovery of the gate-cathode 
junction. 
t3 - t4: The oscillatory snubber capacitor current now continues into the negative 
(discharge) half-cycle as the snubber diode undergoes reverse recovery. The capacitor 
voltage then slightly reduces. 
t4 - t5: Upon snubber diode reverse recovery, the capacitor current transfers to the 
snubber resistor fairly rapidly at a rate determined by the reverse recovery snap-off 
of the diode. This is seen as a sudden voltage collapse across the GTO (Figures 2.8 and 
2.11) and possible undershoot of the blocking voltage, Figures 2.8 and 2.28, due to the 
sudden negative IR drop. The subsequent dv/dt as the device voltage rises following the 
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undershoot must be considered; this could be dangerous as it is not limited by the 
capacitor and may lead to a spurious turn-on. 
The undesirable perturbation of the gate voltage and therefore current (Figure 2.11, 
traces 2 and 1) are due to the anode-gate and gate-cathode stray capacitances coupling 
the sudden voltage drop into the gate-cathode junction. Thereafter, the anode circuit 
L-C oscillation is damped by the snubber resistor, and the GTO voltage adjusts to the 
supply voltage value Ed. 
I i) Turn-off time (tgq) 
The turn-off time of the GTO, which comprises the storage and fall times (t3 + tf), is a 
function of the interrupted anode current, the junction temperature and the rate of rise 
of the negative gate current dIG Idt at turn-off. The effect of the different values of 
anode current on the turn-off time is demonstrated in Figure 2.13(a). 
Shorter storage and (slightly) fall times are produced by increasing dlG /dt rates. As 
the total charge extracted remains constant [10], fast extraction of sufficient charge 0 
required to interrupt the regenerative action of the GTO will lead to higher peak 
negative gate current (Figure 2.13(b)), resulting in lower turn-off gain. Moreover, 
with faster turn-off times, the charge trapped in the n-base after turn-off is higher, 
leading to a larger, but not longer, tail current and hence higher losses during the tail 
time. 
The effects of varying did /dt on turn-off time and gain are illustrated in Figure 
2.13(c). 
Iii) Negative gate bias (NB) following turn-off 
The applied turn-off negative voltage pulse VGR may be reduced after the tail time to a 
value down to about 2V, to enhance the dv/dt and forward blocking voltage withstand 
capabilities of the GTO thyristor. 
I v) Critical turn-off 
Reliable operation of the GTO depends greatly on providing safe switching conditions by 
adequate snubbing and gate drive. Refering to equation 2.8, it can be seen that a value of 
the negative applied gate voltage VGR near to that of the gate-cathode break-down voltage 
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Figure 2.13 Effect of varying diG/dt at turn-off 
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(c) Dependancy of storage time (ts) and turn-off gain on diG/dt (160PFT100) 
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Time Scale : 2µS/div. 
Figure 2.13 Effect of varying diG/dt at turn-off 
Vg_k will result in a very slow rate of decay of the negative gate current. This increases 
the gate losses and at high values of controllable on-state current operations, it might 
be dangerous. 
Critical turn-off condition may also be indicated by early commencement of the negative 
gate current decay during the storage time of the GTO [8]. This effect is illustrated 
schematically in Figure 2.14(a), whereas Figure 2.11 presents the turn-off 
waveforms under normal operating conditions. 
Another observation which indicates critical turn-off is a reduced voltage spike caused 
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Failure imminent Normal operation 
by unrealistic decrease in the fall rate of anode current [91, as shown in Figure 
2.14 (b). 
v) Minimum off time (toff) 
Turn-on must not be attempted too soon; at least until the snubber capacitor has 
acquired the supply voltage value following the overshoot, otherwise internal locolised 
losses in the cathode elements that are still in conduction may be excessive, due to their 
high current concentration, and device permanant damage is imminent. Snubber losses 
will also increase due to the network higher discharge current. 
v i) Turn-off losses 
The turn-off losses comprise two components. These occur during the anode current 
fall and the tail current times. Due to the longer duration and higher voltage level of the 
latter, although a much lower tail current flows, the loss is more significant than that 
of the former. It also increases further with high rates of rise of gate current diG /dt, 
as the amplitude of the tail current is increased, but reduces with slower rise of the 
re-blocking voltage dv/dt. 
The fall time loss, slightly affected by did /dt for a given value of controllable anode 
current, has high values of instantanous power. However, the energy loss is not high 
owing to the very short fall time. 
The total turn-off losses of the GTO are greatly dependent on the snubber circuit. Its 
loss contributes to the overall circuit switching losses, but removes much switching 
loss from the GTO. " 
2.7 Rate of Rise of Anode Voltage (dv/dt) 
Like the conventional thyristor, the GTO can be triggered into conduction by a high 
dv/dt. The safe limit of the dv/dt that the device can tolerate varies according to its 
operating conditions. Destruction of the GTO may occur if it is triggered on by dv/dt 
because all the cathode islands do not respond equally, resulting in the anode current 
being concentrated in a few cathode fingers causing a thermal runaway. 
For static dv/dt, applied when device blocking, this has values similar to the 
conventional thyristor. For example, the IR 160PFT100 GTO has a dv/dt rating of 
about 1kV/µS. 
28 
For dv/dt applied on at turn-off; the forward blocking voltage across the GTO is applied 
immediately after current ceases to flow (neglecting tail current). However, with the 
conventional thyristor forward recovery time must be allowed after turn-off, to 
eliminate the residual current carriers, before the re-application of dv/dt. Hence, the 
re-applied dv/dt withstand fora GTO tends to be lower than that of the conventional 
thyristor, and therefore snubbing is essential. 
Furthermore, the very high dv/dt of the spike voltage during the GTO anode current fall 
can be tolerated if the amplitude of this voltage spike is kept low by keeping the snubber 
inductance to a minimum. 
2.8 Snubber Circuit Design 
An in-depth investigation of the polarised snubber circuit (Figure 2.12) operation is 
reported in Chapter 3. Sub-section 2.6.2 describes the basic operation and now the 
main features of the design of the polarised snubber for GTOs will be covered. 
2.8.1 Snubber diode (DS) 
a) Requirements 
The diode should; 
i) Be able to carry, as a peak value, about 90% of the maximum current to be 
interrupted ITCM by the GTO thyristor. This is the peak snubber current is; 
1 1) Have a fast reverse recovery; 
iii) Have a repetitive peak voltage rating at least equal to the maximum drop 
across the snubber resistor Rs following reverse recovery; 
Iv) Possess a good forward recovery characteristics; this and (ii) are 
incompatible in one device 
b) Current rating 
In addition to point (i), the low duty cycle necessitates an RMS current rating of 
approximately (Appendix V): 
(DRMS 
2 UST 
(2.9) 
c) Voltage rating 
Simplifying the reverse recovery waveform for design purposes, assume the worst 
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condition of snap-off of diode reverse recovery current, as shown in Figure 2.15. The 
reverse recovery time trr of the diode must be known. Then, neglecting losses, the fall 
of the capacitor voltage from its peak value during trr is (Appendix v): 
WVI _ (Vpk - Ed)(1 - COS ()trr) (2.10) 
where (0 = (L/CS)112 
Cs = the snubber capacitance 
L= the oscillatory current path effective stray inductance 
If the total removed reverse recovery charge Or is also known, it is simpler to use: 
Q 
AVG = Cr 
(2.11) 
s 
The peak reverse recovery current lrp is (Appendix v): 
IMP = (VPk - Ed)(CS/L)112 sin wtrr (2.12) 
or if a perfectly triangular waveshape is adopted 
2Q 
rp =tr 
(2.13) 
rr 
With /, p diverted into Rs, the voltage drop is: 
iV2 = Irp Rs (2.14) 
,d V2 provides the 
first estimate of the peak voltage felt across Ds. The criterion for the 
GTO voltage to remain positive is; 
AV, + ev2 < VpK (2.15) 
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The criterion for no undershoot is; 
AV 1+ OV2 < VPk - Ed (2.16) 
Upon current transfer into RS, the remaining capacitor voltage is (VPK 'A V 1), this 
being the second estimated value. 
The higher of the two estimates must be used. With slow recovery diodes, equation 2.14 
is likely to give the highest required voltage rating, since lrp will be high. With fast 
recovery diodes, AV1- .O and Ds should then have a voltage rating equal to VpK, l. e. that 
of the GTO. 
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Figure 2.15 Instantaneous snap-off of the snubber diode reverse recovery current 
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2.8.2 Snubber capacitor (Cs) 
a) Requirements 
The capacitor must: 
i) Limit the dv/dt of the rising blocking voltage to less than the rated value of 
the device; 
ii) Limit the overshoot voltage to give a peak GTO voltage VPK which is always 
below the device voltage rating; 
Ili) Have a low self inductance and resistance so that its contribution to the 
snubber-GTO loop impedance is low; 
b) Capacitance value 
The maximum allowable GTO dv/dt data for the voltage rise immediately following the 
voltage spike at turn-off must be known, hence the value of Cs can be obtained from 
[dv/dt]max = is /Cs. Manufacturers often recommend snubber capacitor values, based 
simply on the dvldt limiting requirement when turning off maximum rated anode 
current. 
In order to restrict voltage overshoot, and thereby allow the use of a lower voltage rated 
device, the capacitor size may need to be increased above such a recommended value. The 
value of C. may be checked for overshoot using equation 3.18. The practical difficulties 
lie in estimating the effective path inductance L since it is usually a stray, and the 
effective damping resistance R at the frequency of oscillation w. 
c) Voltage rating 
The snubber capacitor must have a repetitive peak voltage rating of greater than the 
peak voltage VpK applied to the GTO, which implies that it should be equal to or greater 
than that of the GTO. 
2.8.3 Snubber resistor (Rs) 
a) Requirements 
The resistor must: 
i) Limit the discharge current from the snubber capacitor CS into the GTO at 
turn-on; 
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i i) Dampen the oscillation of Cs with the stray series inductance after the 
transfer of reverse current from diode Ds upon its reverse recovery. 
iii) Have a low enough value to restrict the lRs drop due to the transferred diode 
reverse recovery current such that, at worst , the voltage remains just 
positive and, at best, gives no undershoot. 
i v) Have an adequate power handling capability. 
b) Resistance value 
The ohmic value of Rs may be calculated by Rs - Ed, IDM, where 1OM is the maximum 
snubber discharge current allowable at GTO turn-on, to satisfy point (i). It must then 
be checked against point (ii) using Rs -2(UCS)112 and point (iii) using equation 2.14. 
C) Power rating 
The resistor, having the diode in parallel, only conducts current flowing upwards from 
the snubber capacitor when it discharges. The two occasions per cycle for this are: 
i) At GTO turn-on when (neglecting the device small dissipation) the energy 
loss is (Cs E/)/2 (Ed being the supply DC voltage). 
H) After current transfer from the reverse recovery diode Ds when, taking 
AVI= 0 with a fast recovery diode and overcritical damping, the capacitor Cs 
voltage falls from VPK to Ed giving an associated energy loss 
Cs [(VpK-Ed)2]/2 in Rs. The total energy loss per cycle in Rs is therefore; 
ERS =1 CS Ed + IV k- 
Ed 2 (2.17) 
2\P 
and the required power rating is; 
PRS = ERS f (2.18) 
where f is the operating frequency 
2.9 Overall Switching Losses 
At low frequencies (say lower than 1kHz), the total GTO switching and snubber losses 
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are likely to be small. However, at high frequencies, particularly if the rate of rise of 
anode voltage is high, the turn-off losses and hence overall losses need to be evaluated. 
Reducing dv/dt requires a large snubber capacitance which has the detrimental effect of 
adding to the GTO turn-on loss and the snubber resistor power rating. If assuming, for 
example, circuit operation at a frequency f=1.5kHz, Ed=400V and Cs=4µF, then using 
(Cs Ed2 f)12, the snubber power loss at GTO turn-on is about 480W. 
2.10 Effect of Temperature 
The increase of junction temperature marginally increases the GTO forward conduction 
drop and also produces a small increase in storage time [10]j11J, but otherwise has 
imperceptable influence on turn-on and off performance. 
2.11 Principles of GTO Gate Drive Circuitry 
The GTO gate drive circuit, shown schematically in Figure 2.16, must be designed to 
satisfactorily turn the GTO both on and off. In general the on-drive circuit should 
operate as a current source, supplying a fast-rise gate current to rapidly turn-on the 
GTO. A voltage source is to produce the reverse turn-off voltage and must be limited to 
avoid prolonged breakdown of the gate-cathode junction. 
GTO 
IG 
+ 
VGR 
Figure 2.16 GTO gate drive circuit 
L1, L2 and L3 are stray inductances 
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For fast rise times, FETs should be used for final drive switching devices, and gate 
circuit inductances should be minimised. 
2.12 Experimental Investigation 
This section describes the tests performed on the International Rectifier 160PFT 100 
GTO thyristor. The test circuit is given together with a range of selected results. 
Although other characteristics are briefly mentioned, the main emphasis is given to the 
turn-off process. 
2.12.1 Test circuit 
The GTO is tested in the simple Class A chopper circuit giving a pulsed output to a 
resistive load as shown in Figure 2.17. The high blocking voltage is obtained using a 
variac-controlled rectifier, supplied from 415V three phase AC, 60A, mains. To keep 
within the laboratory power supply limit when controlling GTO peak rated current, the 
device is operated at a low duty cycle. The considerable electrolytic capacitor bank is 
needed to provide the peak controllable on-state current and present a low source 
impedance. 
Variac 
3ý l0ý 415 V 
Isolating 
transformer 
ýt- 
Diode 
bridge 
Lfl R 
+ 
160PFT100 Ds s 
R 
16x25001T 
Cs 
600A 
Figure 2.17 GTO test circuit 
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Experimental tests are performed with the following circuit conditions, unless quoted 
otherwise: 
aJ Power circuit 
Supply DC voltage (Ed) 
Operating (switching) frequency (f) 
Duty Cycle (8) 
Load resistance (R) 
Load inductances (LI) 
Snubber resistance (Rs) 
Snubber capacitance (Cs) 
b) Gate drive circuit 
Initial-on current pulse 
Back-porch current (BP) 
Negative turn-off voltage pulse 
Negative bias (NB) 
= 300V 
= 100Hz 
= 7% 
= 0.5(2 
= 100µH 
8f 
= 
4pF 
=11A with 8AIAS rise; sustained for 14µS 
= 2A 
= 12V sustained for75pS 
=4V 
2.12.2 Control signals 
Figure 2.18 shows the complete logic circuit for providing the GTO gate control signals. 
ICI is connected as an astable multivibrator, the switching frequency being determined 
by Cl, Rl and Ptl which can be adjusted between 50Hz and ikHz. 
The leading edge of ! C1 output 01 then triggers the two monostables of 1C2, the outputs 
02 and 03 of which are assn ated respectively with the initial-on and the back-porch 
signals. The duration of the initial-on pulse may be set by the external RC circuitry C2, 
R2 and Pt2 to any value between 10µS and 20µS, whereas C3, R3 and Pt3 control the 
range of the back-porch signal from 5% to 90% duty cycle. 
However, the trailing edge of the back-porch logic pulse is then employed to generate the 
off 04 and negative bias 05 signals by triggering the monostables of IC3. The off signal 
may be adjusted for a duration of 20µS to 100µS by C4, R4, and Pt4. 
Furthermore, the leading edge of the complement of the initial-on signal 02 is used to 
clear the negative bias signal as the GTO turns on again. Figure 2.19 shows the observed 
control circuitry outputs. 
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CO 
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12345678 
C5 
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(Q5) 
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OFF SIGNAL Pit INITIAL-ON (Q4) SIGNAL 11R2 (Q2) 
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CO 
T IC2 12345678 
BACK-PORCR -1 
SIGNAL 
(Q3) .- R3 
Pt3 
+5v 
co Q1 
14 13 12 11 10 98 
IC i 
1234567 
'Ptl 
C1 
Figure 2.18 Control logic circuit 
0 
0 
0 
(1) Initial on-pulse signal (2V/div. ) 
(2) Back-porch signal (2V/div. ) 
(3) Off-pulse signal (2V/div. ) 
(4) Negative bias signal (2V/div. ) 
Time Scale : 2mS/div. 
Figure 2.19 The control signals 
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2.12.3 Gate drive circuit 
The gate drive circuit, shown in Figure 2.20, is capable of providing an initial turn-on 
current pulse of up to 15A, adjustable back-porch level (0-4A), adjustable turn-off 
voltage drive (10V-15V), a negative bias level of 4V and overall, the ability to control a 
GTO repetitive anode current up to 1000A. 
The output terminals of the control logic circuitry and the inputs of. the gate drive are 
electrically isolated by means of opto-isolators ICs 1 and 2. The negative rail of the 
turn-on drive and positive rail of the turn-off drive are common, as in Figure 2.16. 
The 5V power supplies for the opto-isolators are produced from the main supply rails 
by dropping the excess voltage with the aid of TR1 and ZD1, and TR2 and ZD2. 
The outputs of the opto-isolator IC1 (3.5V high-to-low) to the on-drive circuit 
(initial-on and back-porch), are applied to TR4 and TR5 which invert and amplify the 
pulses to a maximum of 15V and 7V respectively; the power supply to TR5/719 is 
dropped to about 7V by TR3 and ZD3 (Figure 2.20), thus providing a lower voltage for 
the back-porch drive. 
The combinations TR6, D1 and TR8, and TR7, D2 and TR9 are to ensure that no GTO on 
gate drive current is provided when the output of IC1 is high (GTO in the off state). The 
output of the OR gate (D3 in conjunction with D4) is applied to the MOSFET TR 10, which 
is switched hard for the duration of the initial-on pulse producing a current pulse, 
Figure 2.21, limited by RG and the MOSFET static on-state resistance RDS (0.1412 for 
IRF530). The continuing back-porch pulse, being of lower voltage, biases TR 10 to a 
lower current level. D9 is employed to aid in reverse biasing TR10 during the off 
period of the GTO . This reverse bias voltage is limited to 12V by ZD4. 
The turn-off and negative bias control signals are executed in the same manner as those 
of the initial-on and back-porch pulses. The output of the OR gate (D7 and D8) is 
applied to the gates of the parallel MOSFETs TR11/12/13, which connect the negative 
voltage pulse followed by the negative bias, Figure 2.21, directly to the GTO gate. 
ZD5 and ZD6 are to limit the positive gate-source voltage of TR10 and TR11/12113 to 
10V respectively. The 48000µF high grade electrolytic capacitor Cs is employed to sink 
the current extracted from the GTO gate at turn-off. 
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Figure 2.21 The l60PFT100 gate current and voltage waveforms 
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2.12.4 Drive circuit power supplies 
The mean positive gate current, and hence the current drawn from the positive power 
supply, depends on the frequency of operation and the duty cycle. At large duty cycles at 
low frequencies, the influence of the Initial gate drive current peak becomes negligible. 
The gate drive circuit requires a dual power supply of 15V and -15V, Figure 2.22. This 
provides a mean on-state gate current of up to 4A, and the required mean turn-off 
current of about 150mA; the gate reverse conduction duty cycle being extremely low. 
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(5A/div. ) 
(5V/div. ) 
MIE3055 +(0 -+ 15)V 
240V 
50Hz 
Figure 2.22 Drive circuit power supplies 
2.13 Results 
F 
ov 
F 
a) The rate of rise of the negative gate current pulse is substantially independent of the 
anode current being interrupted, it is controlled by the applied negative gate voltage and 
the gate circuit stray inductances, Figure 2.13(c). 
b) The negative peak gate current is dependent upon the anode current being 
interrupted (for a given diG /dt), increasing with it (Figure 2.13(a)) but not linearly 
(Figure 2.23). 14 
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Figure 2.23 Variation of negative gate current with on-state current (160PFT100) 
c) The anode current being interrupted does not commence its fall until the peak of the 
negative gate current pulse is reached (or almost); it then reduces rapidly to the 'tall, 
Figure 2.11. 
d) During the rapid fall of anode current, a voltage spike is induced across the GTO due 
to the GTO-snubber circuit loop stray inductances (Figure 2.11). 
e) The voltage spike, snubber capacitor accumulated voltage during the spike and 
oscillatory overshoot voltage amplitudes increase with anode current being turned off, 
Figure 2.24(a) and (b). 
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(a) Waveforms 
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(2) Load Current (anode+snubber) (200A/div. ) 
(3) Snubber Current (200A/div. ) 
Time Scale: 2µS/div. 
Figure 2.24 Effect of interrupted anode current on the GTO A-K voltages (160PFT100) 
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(b) Variation of the spike, snubber capacitor accumulated and peak voltages with 
on-state current 
Figure 2.24 Effect of interrupted anode current on the GTO A-K voltages (160PFT100) 
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f) The rapid GTO controlled fall of negative gate current produces a reverse 20V 
avalanche of the GTO gate-cathode junction due to the gate circuit L9 di/dt, Figure 2.11. 
g) As the GTO anode current falls, the main device current is diverted into the snubber 
circuit whose capacitance charges through the series stray inductances with one quarter 
cycle of oscillation giving the voltage overshoot. Figures 2.11 and 2.24(a) demonstrate 
this. 
h) The rate of rise dv/dt and the amplitude of the oscillatory overshoot is reduced and 
its duration increased by increasing the snubber capacitance value as illustrated in 
Figure 2.25(a) and (b). 
"jiF 
ENO 
Time Scale: 2gS/div. 
Anode Cuffent= 400A 
Figure 2.25 Effect of varying the snubber capacitance on the GTO A-K voltage 
(160PFT100) 
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Figure 2.25 Effect of varying the snubber capacitance on the GTO A-K voltage 
(160PFT100) 
i) The sudden collapse of the blocking voltage from the oscillation peak is due to the IRS 
drop after the snubber diode reverse recovery. When this is complete, the further 
discharge through the snubber circuit resistor is damped (figure 2.11). 
j) A turn-off gain (IT/lGp) of 5 is often quoted as typical. However, this may be 
misconstrued since the gain is very much dependent upon the triangular negative gate 
current pulse peak (Figure 2.26(a)). 
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Figure 2.26(b) demonstrates that a gain of 5 is only attainable when interrupting 
around maximum rated current with low diG/dt values, the peak gate current then being 
relatively low. 
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(a) Variation of turn-off gain with on-state current 
Figure 2.26 Effect of on-state current and di ddt on turn-off gain (160PFT100) 
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Figure 2.26 Effect of on-state current and diG/dt on turn-off gain (160PFT100) 
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k) For fast turn-off, the gate must be driven hard, that is the peak negative gate 
current must be high to extract the internal charge as quickly as possible. This requires 
a high diG, dt which gives a low storage time is (Figure 2.13(c)). The short fall time tf 
is marginally reduced at higher negative gate currents, giving lower turn-off time 
(ts+t1), Figure 2.27. Thus, for fast turn-off, a low turn-off gain results; this is 
unfortunate. 
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di G /dt (A/}S) 
Figure 2.27 Variation of turn-off time with di Q/dt (160PFFIOO) 
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I) if the snubber diode reverse recovery is slow, the GTO voltage upon its collapse 
from the peak overshoot value, due to the IRs drop, will undershoot the supply voltage, 
Figure 2.28, even down to zero or a negative value with high values of snubber 
resistance. The subsequent dv/dt as the voltage rises to the steady blocking voltage may 
be dangerous. 
o 
0 
(1) Anode-Cathode Voltage (200V/div. ) 
(2) Load Current (100A/div. ) 
Time Scale: 2µS/div. 
Figure 2.28 dv/dt following the undershoot of the anode voltage (160PFT100) 
2.14 Conclusions 
The GTO behaviour and characteristics are described and supported by measurements 
made at anode currents of up to full current on a device rated at 600A using a specially 
constructed test circuit. Requirements of the snubber circuit have been identified and 
its design presented. 
The gate drive circuit can be employed over a wide range of switching frequencies and 
duty cycle, and is capable of controlling a GTO peak anode current of up to W. 
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It is during the actual current interruption process that turn-off failure is most likely, 
and this will result in permanent damage to the GTO. Limitation of the voltage spike peak 
at this time and the internal switching losses generated within the device, is vital. 
The test results give a wide perspective on GTO thyristor switching behaviour and 
performance, and generally confirm the theory presented earlier. 
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CHAPTER 3 
Stray Inductance Effects In the DC Chopper Circuit 
3.1 Introduction 
It is generally necessary to connect a snubber circuit across the GTO thyristor to absorb 
the energy of the circuit inductances and limit the resulting voltage overshoot and rate of 
rise (dv/dt), during the turn-off interval. The difficulties of coping with the induced 
voltage transients produced by high rates of change of current when switching GTO 
thyristors are formidable. As the stray inductances are directly dependent on the power 
circuit configuration, the layout of the power components and their interconnection is of 
the utmost importance. The stray inductance within the gate drive circuit is also 
important. 
In this chapter, a detailed analysis and computer simulation model are presented to show 
the relative importance of the various lumped circuit path stray inductances in 
generating, these, overshoot voltages in the DC step-down chopper circuit with resistive 
and resistive-inductive loads. GTO thyristor peak currents of up to 600 A are switched. 
3.2 Approach for Circuit Modelling 
This section outlines some of the available methods for analysing transient and/or 
steady-state performance of electrical circuits, and presents the one adopted in this 
thesis. 
Basically, the equations representing the behaviour of the circuit at defined time 
intervals (the state equations), are produced using any of several methods that utilise 
Ohm's law and Kirchhoff's voltage and current laws, these then being solved by an 
appropriate technique. 
The above laws may be combined to produce circuit theorems such as Norton's, 
Thevenin's and Superposition. 
3.2.1 Network analysis techniques 
The following distinct approaches for network. analysis are, in general, applied to 
electrical circuits having (b) branches and (n) nodes. If a set of (n-1) simultaneous 
equations are obtained in which the variables are voltages, this is known as nodal 
analysis. If a set of (b-n+1) simultaneous equations are obtained in which the variables 
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are currents, this is known as mesh analysis. Networks known as non-planar (23) 
(where a planar circuit is one which can be drawn in the plane such that there is no 
element crosses over another) cannot be treated with mesh analysis; however a similar 
approach, loop analysis, can be used in which the variables are again currents. 
Finally, there is branch current analysis where a set of (b) equations may be solved for 
the branch currents. The approach which gives fewest equations is often chosen. 
The equations defining the circuit usually change with time. The simple chopper circuit 
has, for one time interval, a maximum of six branches and four nodes involved; this 
produces 3,3 and 6 equations by utilising the above approaches respectively. More 
complex circuits need more equations, and in all cases mesh analysis needs fewer 
equations than nodal and branch current analysis. Hence, the former is used throughout 
this work. 
3.2.2 Solution of circuit equations 
Having obtained the state equations, the best method for their solution is needed. Energy 
storage elements, inductors and/or capacitors, if present in the circuit, lead to a set of 
first or second order differential equations. These may be solved analytically by the 
Laplace transformation or by numerical methods. The Laplace method allows standard 
transformations, and the inverse, to be used for many time domain functions such as 
step, ramp and sinusoid. The technique becomes very complex as the number of branches 
and energy storage elements in a circuit topology increases. A numerical method using a 
digital computer becomes essential for all but the simplest circuits. 
Solutions using numerical techniques can use either a multi-step or single-step method 
or both. The former, such as those of Milne, Adams and Adams-Moulton [211, uses 
information computed about the function and its derivative from the previous steps, as 
well as the last, to construct a polynomial that approximates to the function, and 
extrapolates this into the next interval. The construction of the polynomial is eased by 
the use of equal step-lengths (h). 
The single-step method, such as Euler, modified Euler and Runge-Kutta [21], uses only 
the information computed from the last step, thus allowing the next calculation to be 
performed with a different step-length. These methods are ideal to a solution where the 
initial conditions are available. When the electrical circuit changes state, the new set of 
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equations take the results from the last calculated step as the initial condition for the 
new circuit topology. 
A single-step method is chosen in this thesis, as the circuits being modelled incorporate 
different conduction patterns per cycle. Although a multi-step technique in conjunction 
with a single-step method at the start of each new conduction pattern could have been 
used, the choice of a single-step method achieves a faster overall solution. The highest 
accuracy is obtained by the 4th order Runge-Kutta method, where the truncated solution 
error is proportional to the step-length to the power of five (h 5), whence for those of 
Euler and modified Euler methods, is proportional to the square of the step-length (h 2) 
[24]. 
For the 4th order Runge-Kutta method, the algorithm is: 
yn+1 -yn+ 6(K1 +2K2+2K3+K4 
where 
K1 = hf(xn' Yd 
K 
K2 = hf(xn +2, yn +2) 
K 
K3=hf(xn+h, y + 2) 
K4 = hf(xý +h, y+ K3) 
and h is the integration step-length. 
(3.1) 
Summarising the technique, an electrical circuit with energy storage elements can be 
described by a set of first order differential equations whose variables (voltages and 
currents), are called the state variables. These state equations can be written as a single 
matrix state equation of the form: 
dX t= AX(t) + Bw(t) dt 
(3.2) 
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where X(t) is the state vector, w(t) results from the input and A and B are some 
coefficient. 
The integration step-length (h) is selected using a trial and error method. A value is 
chosen and tried, then if half this value, when used in the same program, produces 
nearly identical results, the first is used. In this thesis, the values used range between 
1-15ns. The following simplifying assumptions are made for the chopper circuit 
modelling, the general computation flow diagram of which is shown in Figure 3.1. 
a) The switching device itself is taken as a non-ideal switch but 
having the terminal characteristics representing the GTO thyristar in the 
circuit; 
b) Diode reverse recovery is allowed for, the 'snap-off' of reverse current being 
instantaneous; 
c) Mutual inductive coupling effects are neglected. 
3.3 GTO Thyristor Turn-Off in a Chopper with Resistive Load 
3.3.1 Turn-off time intervals 
The GTO thyristor turn-off waveforms are shown, sketched in Figure 3.3 for a chopper 
with resistive load (Figure 3.2(a)), the various time intervals being indicated. The 
equivalent circuits and their corresponding state equations, appropriate to the GTO 
thyristor current fall time (t1), voltage overshoot time (tos), snubber diode reverse 
recovery time (trr) and voltage undershoot time (tus), are shown in Figure 3.4(a), 
(b), (c) and (d) respectively. This section gives the important results related to each 
time interval. 
a) Storage time (ts) 
ne9ativc. 9ý-te 
Here, charge is being removed by the risln3^ current prior to the commencement of the 
anode current fall. The snubber circuit is shorted by the conducting GTO thyristor. 
b) Fall time (tf) 
During the rapid anode current fall, with assumed loop currents iT and is flowing 
(Figure 3.4(a)), rising current is opposes the iT in the GTO until at the end of the fall 
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Figure 3.1 The general flow chart for the numerical analysis 
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(b) Chopper with inductive load 
Figure 3.2 Chopper circuits with stray inductances shown in dashed lines 
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The anode current fall with time (t) is represented by equation (3.11), 
but the tail current is not neglected, i. e. 
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Figure 3.4 Equivalent circuits and state equations of the GTO turn-off 
time intervals in chopper with resistive load. 
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Figure 3.4 Equivalent circuits and state equations of the GTO turn-off 
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time it has risen to approximately the IT value, completely cancelling it apart from the 
small tail current, which has a maximum value of about 10% to 20% of the interrupted 
current before decaying. The remaining (say 90%) of the load current is diverted into 
the snubber. This interval is less than 1µS, and if it is assumed that the DC source 
current remains constant for this time, then the rising rate of iS is equal to the falling 
GTO current rate. The falling GTO current has the rough shape of the first quarter of a 
cosine curve [14,15,18]. Letting this be 
iT = IT cos wt (3.3) 
where IT is the maximum interrupted current, then 
IS = IT - IT =1 T(1 - cos cot) 
(3.4) 
Also 
di 
s= IT w sin wt (3.5) dt 
and 
t 
J is dt = IT [t -I sin wt]ö (3.6) 
ow 
The induced voltage spike is produced by the rising is current, flowing through the 
snubber loop stray inductance plus the accumulated voltage across the snubber capacitor 
Cs . Also, as the forward recovery voltage (Vds) across the snubber diode contributes to 
the voltage spike, then: 
v= (L2 + Ls) 
di 
s+1f is dt + vds (3.7) sp dt C 
s 
If desired, Vds may be modelled approximately by an induced voltage transient across a 
small inductance, whose value can be estimated from Vds/(dis/dt), where Vds is a 
measured value. 
Using equations 3.5 and 3.6 in 3.7 gives 
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v= (L + L) I co sin wt + 
IT 
(t _ 
sin wt) +v (3.8) sp 2sTCw ds 
s 
where Co = 2ir/T , with T=4 tf giving Co = 'r12 tf . 
Theoretically, the maximum disdt occurs when t= tf , and sin wt = 1. In practice, the 
spike voltage occurs when t=0.8tf approximately, giving sin cot = 0.95. The peak 
capacitor current is 0.91T . The peak spike voltage is therefore, with these empirical 
approximations: 
V=1.4 (L +L) 
IT+ 
0.18 
ITtf 
+V (3.9) sp 2stc ds 
fs 
When the spike collapses, t= tf and the accumulated voltage across Cs is: 
tf 
v= 
Ji dt 
Co Cs 
s0 
0.31 
T tf 
C 
s 
(3.10) 
Possibly a more accurate representation of the GTO thyristor current is the empirical 
approximate relationship [16]. 
iT = 1T (1 -t22 (3.11) 
tf 
2 t (3.12) IS = 1T - IT = IT 
t2 
f 
Deriving the equivalent relationships to those above: 
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dis 
_21t (3.13) dt T t2 f 
and 
IT t3 J is dt =2 (3.14) 
03 tf 
Therefore, for t=0.8 tf and peak is = 0.9 IT 
V =1.6(L +L) I+ 0.15 
ITtf+V 
(3.15) 
sp 23tc ds 
fs 
Fort=tf 
0.3 IT tf 
Co C 
s 
as equation (3.10) 
c) Voltage overshoot time (tos) 
The anode current is now diverted into the snubber circuit and falls in a cosinusoidal 
form as C. is charged oscillatorily from Vco to a peak value Vpk which overshoots the 
DC supply voltage due to the stored energy in the stray inductances in the charging 
current path (Ld + L1 + LS), Figure 3.4(b). The charging current is given by 
(Appendix ! ). 
is = IS 1+ tang ae 
bt 
cos ((Ot - a) (3.16) 
where 
CO_. ) b= R , w2= 
1 
-b2, tan cc =(Ed 
v 
2L LCS IS co L co 
and the effective inductance L= Ld +L1+ Ls . 
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The initial snubber current, 1s , is about 90% of the interrupted anode current IT 
owing to the tail current. The overshoot oscillation time tos is obtained when is = 0, 
that is 
cos (wt 
os- a) =0 
giving 
(tit =2. +a (3.17) 
The peak capacitor voltage is given when t= tos , by 
V 
Pk=1s 
1+tan2a 
JL 
[ebt'Ssin(wto. -a-ß)+sin(a+ß)J+Vco (3.18) 
where tan ß= b/w 
Alternatively, the peak voltage can be obtained from the energy consideration 
[14,15,18] (Appendix I): 
1Cv2 
=1 L12+1 C V2 +2E It-1 I2Rt (3.19) 2s pk 2s2s Co Zdsos2s os 
where very approximately, wtoS = 2r/2, and the derivation of the equation is based on 
this assumption. 
d) Snubber diode reverse recovery time (trr) 
After the current zero, the snubber capacitor commences to discharge from its peak 
voltage back into the DC supply. Initially, this is through the snubber diode D. reverse 
recovery; when completed, the reverse current will have risen to Irj, . If the diode is 
assumed to snap off instantaneously, Irp is diverted into the snubber resistor Rs . It 
immediately falls, and the voltage across the GTO thyristor, given instantaneously by 
vGTO - vc - 
Is FAS 
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experiences a sudden reduction and possible undershoot with respect to the steady 
blocking voltage Ed . The subsequent dv/dt, as the 
GTO voltage rises to Ed , can be 
excessive [17] with the risk of parasitic GTO turn-on. Also, the undershoot may have a 
greater amplitude than Ed , giving a dangerous negative bias across the GTO thyristor 
unless clipped by an antiparallel diode. 
The perturbation of the gate voltage and current, due to the gate-cathode junction stray 
capacitance, after the sudden fall of the GTO thyristor anode-cathode voltage, Figure 3.5, 
is undesirable as it could lead to misfiring if an adequate negative gate voltage is not 
applied. To minimise these effects: 
i) Irp should be as low as possible, i. e. a fast but soft recovery snubber 
circuit diode is needed, this may conflict with the requirement for fast 
turn-on [9] in order to minimise the diode's forward recovery 
contribution Vds to the voltage spike during tf (equations 3.9 and 3.15). 
i i) The snubber circuit resistor should be as low as possible. 
e) Voltage undershoot time (tus) 
If possible, it is best to ensure that voltage undershoot does not occur at all. For this, 
the two conditions given above must be met and ringing between Cs and the stray 
inductances must be at least critically damped. RS must be sufficient to limit the 
discharge from CS into the GTO thyristor at turn-on to a safe value, which will require 
a few ohms. This should then be increased if needed to give the required damping. 
The snubber time constant (RSCS) for the capacitor discharge into the GTO thyristor 
must be considerably less than the shortest GTO conduction period, thus allowing a 
complete discharge before GTO turn-off is attempted. 
Now, with these conditions satisfied, the GTO voltage is 
VGTO ýc - ýs Rs 
and from Appendix 1, with the effect of the stray inductances being negligible, 
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=(ypk 
Ed) 
x-t (3.20) 
R 
ýS ePCCR 
sT 
vc = (Vpk- Ed) exp (- CtR) +Ed 
(3.21) 
sT 
where RT =R+ Rs then 
ýGTO= 
RR 
(VPk 
- Ed) exp (- C 
tR )+ Ed (3.22) 
RT 
sT 
Again, the GTO voltage will be lower if Rs is high but this will not matter as there is no 
undershoot, Figure 3.5. 
Points to note are that, although a fast recovery diode is used, there is a fairly sudden 
drop of voltage from Vpk due to the diversion of Irp into Rs (from which Irp can be 
estimated) before the exponential decay of voltage to the supply value Ed ; and, the fast 
recovery diode ensures little drop of voltage below Vpk before the diversion of current 
into Rs (i. e. e V, in Figure 3.3 is not noticeable). 
3.3.2 Verifying Experimental Results 
In order to verify the foregoing, a sample of predicted and measured results is given in 
Table 3.1 and Figure 3.6. The latter shows computed waveforms at the GTO thyristor 
turn-off in the chopper circuit. The stray inductances are difficult to predict, and have 
been measured where possible with a digital bridge at 1kHz, together with the load path 
resistance (R). 
Data: 
Path inductance (L)= (Ld + L, + L) 
Path resistance (R) 
Snubber capacitance (CS) 
Snubber resistance (RS) 
Supply voltage (Ed) 
Interrupted current (IT) 
= 6.7µH measured 
= 0.5212 measured 
= 4µF (4X 1 uF nominal in parallel) 
= 8S2 (6X47. nominal in parallel) 
=312V 
= 600A 
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from CRO 
from CRO 
0 
(a) Resistive Load 
(1) Gate Current 
(2) GTO Voltage 
(3) GTO +Snubber 
(4) Snubber Current 
(5) Gate Voltage 
(b) Inductive Load 
20A/div. 
200V/div. 
Current 200A/div. 
400A/div. 
l OV/div. 
Time Scale: 2µS/div. 
Figure 3.5 Waveforms at GTO thyristor turning-off 600A in choppers with resistive 
and inductive loads 
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Peak snubber current (Is) = 520A from CRO 
Snubber loop inductance (L2 + L5) = 0.1µH from CRO 
Fall time (spike width) (tf) = 0.8µS from CRO 
Snubber diode forward 
recovery voltage (Vd$) = 34V from CRO 
Quantity Equation 
used 
Calculated 
from 
equation 
Computed 
value 
Experimental 
value 
Peak spike voltage (Vsp) (3.15) 172V 175V 180V 
Capacitor accumulated 
voltage (Va, ) (3.10) 36V 42V 50V 
Overshoot time (tos) (3.17) 9.3µs 7.7µs 7.4µs 
Overshoot time (tos = n/2oß) 8.3µs 7.7µs 7.4µs 
Peak GTO voltage (Vpk) (3.18) 788V 760V 720V 
Peak GTO voltage (Vpk ) 
(with tas = n/2o) (3.19) 786V 760V 720V 
Peak GTO voltage (V )k 
) 
1 (with tos from eq. 3.8) (3.19) 797V 760V 720V 
Voltage across GTO at reverse 
recovery of the snubber diode (3.22) 329V 220V 370V 
Table 3.1 Calculated, computed and measured values for GTO turn-off in a 
chopper with resistive load 
The correlation between predicted and measured results is good. The GTO snubber loop 
inductance is not measurable so a reasonable value is used, which relies to some extent 
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Time (S? X106 
on the spike voltage observed. The calculated and computed voltage peaks are expected to 
be slightly higher than those measured since wiring resistance is neglected in the 
derivation of the state equations. The overshoot analysis is completely verified, and the 
calculated energy method is shown to give accurate results if tos is estimated from the 
simple relationships. 
The computed and observed waveforms compare, in general, very well. The assumption 
of snubber diode reverse recovery snap-off gives rise to differences, this being 
particularly demonstrated in Figures 3.5 and 3.6 where the computed voltage undershoot 
did not occur experimentally. 
3.4 GTO Thyristor Turn-Off in a Chopper with Inductive Load and 
Freewheeling Path 
3.4.1 Turn-off time intervals 
The turn-off process with an inductive load, Figure 3.2(b), although similar to that 
with resistive load, contains some important differences. However, referring to Figures 
3.7 and 3.5, thesforage time, tS , and the fall time, tf , 
intervals are identical for both 
types of load. The succeeding intervals are described below. 
a) Near constant current charging time (tc) 
The freewheeling diode, Dt , does not become forward biased until the snubber capacitor 
is charged to value slightly higher than the supply voltage, Ed. Assuming the load 
inductance, LI , is high relative to the strays (Ld ,Lf, LI and Ls), and allowing for the 
small GTO tail current present, the almost constant capacitor current gives a virtually 
linear voltage rise from Vco to beyond Ed. 
Now if, for simplicity, the GTO tail current is neglected, thus the charging current is the 
interrupted current, IT then: 
tc 
V =1 
f ITdt 
C 
s0 
giving 
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Figure 3.7 Sketched waveforms at GTO thyristor turn-off in chopper 
with inductive load 
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Gate III 
' 
current 
tc=C 
(Ed _ yCO) (3.23) 
1T 
since the load current is assumed constant over this short interval. 
b) Overshoot time (tos) 
The overshoot time is now measured for the voltage rise from Ed to Vpk instead of Vco to 
Vpk as before. During this time, the snubber current falls to zero and concurrently, the 
load current, assumed constant, diverts into the freewheeling path, being totally 
freewheeling at the snubber current zero instant. From Appendix ll, the capacitor 
charging current, neglecting the small lead resistance losses, is given by: 
i =ITCos OJt 
where o)2 = 1/LC5 and L is the effective path stray inductance = (Ld + Lt + Ls +L f). 
Bearing no resistive term, this is simpler than for resistive load. Peak capacitor 
voltage is reached when is =0 and then. wtos ='r. 2, giving 
toS =2 
JL CS (3.24) 
and the peak capacitor voltage 
V 
pk =1 T 
, 
+E d (3.25) 
s 
As tos is now easily calculated, energy considerations (Appendix ll) give Vpk from 
1C v2 =1 (L +L +1-3-3 L)12+1 CE2+2E It (3.26) 2s pk 2d1fT2sddT os 
c) Snubber diode reverse recovery time (trrd 
The snubber diode reverse recovery is essentially the same as with the resistive load. 
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However, the capacitor discharge path back into the source Is through the freewheeling 
path of inductance (Ld + L1 + Ls + L1), not the load, and its resistance is the very small 
connector value (neglected in the analysis). The peak reverse recovery current lrp will 
thus be rather higher, although this depends on the falling di Jdt prior to diode reverse 
conduction which, in turn, is indicated by the overshoot time controlled by the stray 
inductance values. For a greater lip , the sudden drop of voltage (lrp Rs) from the peak 
value, Vpk will be greater. 
d) GTO undershoot time (tus) 
The reasoning relating to the prevention of undershoot and the overdamping of the 
capacitor discharge oscillation is as for a resistive load. Equation (3.22) applies with 
the circuit resistance, R, now being the very small path resistance through the 
freewheeling branch. After the sudden fall of voltage, the time constant of the voltage 
exponential decay will be smaller than that with a resistive load. 
3.4.2 
, 
Verifying experimental results 
With data measured as before; 
Path inductance through freewheeling 
branch (Ld + L, + Ls +L f) = 4.611H 
Path inductance through load 
(Ld+L1 +Ls+LI) 
Freewheeling path inductance (L1) 
Remaining (Ld + L1 + LS) 
Path resistance through load R 
a 68.81uH 
0.8µH 
3.81H (- 4.6 - 0.8)µH 
a 0.542 measured 
measured 
measured 
measured 
Path resistance through freewheeling 
branch 
Supply voltage (Ed) 
Interrupted current (! T) 
Snubber loop inductance (L2 + Ls) 
Fall time (spike width) (tf) 
Snubber diode forward recovery voltage 
= 0.02D measured 
320V from CRO 
= 600A from CR0 
0.1µH estimated 
0.8µS from CRO 
34V from CRO 
A set of the computer simulated waveforms at the GTO thyristor turn-off is shown in 
Figure 3.6. The equivalent circuits for the various time Intervals and their associated 
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state matrices are given in Figure 3.8. The interval corresponding to tf is as that of the 
resistive load shown in Figure 3.4(a), and is not repeated. Table 3.2 compares 
calculated, computed and experimental results and again good correlation is 
demonstrated, particularly between the latter two. 
Quantity Equation 
used 
Calculated 
from 
equation 
Computed 
value 
Experimental 
value 
Peak spike voltage (Vsp) (3.15) 172V 175V 180V 
Capacitor accumulated 
voltage (Vo) (3.10) 36V 42V 50V 
Near constant current 
charging time (ta) (3.23) 1.9µs 1.6µs 1.7µs 
Overshoot time (tos) (3.24) 6.7µs 6.5µs 6.3µs 
Peak GTO voltage (Vpk) (3.25) 963V 880V 840V 
Peak GTO voltage (Vpk) (3.26) 790V 880V 840V 
Table 3.2 Calculated, computed and measured values for GTO turn-off in the 
chopper with inductive-resistive load 
3.5 Comparison of GTO Turn-Off with Resistive and Inductive Loads 
Comparison of turn-off with the two types of load is made from the evidence of plotted 
experimental results, Figure 3.9, and the oscillograms of Figure 3.5(a) and (b). Owing 
to the laboratory supply and device switching loss limitations, a relatively low chopping 
frequency of 100Hz and low duty cycle of 6% were used. The load current flow with 
inductive load was discontinuous. The following points emerge: 
I) The voltage spike Vsp induced during the GTO current fall time by the rising 
current in the very small GTO snubber loop inductance is independent of the type of load, 
as is the accumulated capacitor voltage Vco present at the end of the spike. 
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I 1) With resistive load, the capacitor charging current commences its fall immediately 
after the Vco instant; with inductive load, the current is virtually constant until the 
capacitor voltage reaches Ed, thereafter it commences its fall. 
II i) As a result of (ii), comparison of the oscillograms shows a virtually linear rise of 
GTO thyristor voltage from Vco to the supply voltage level Ed (time interval tc) for the 
inductive load, whereas it is sinusoidal for the resistive load. This is emphasised by 
Figure 3.6. 
I v) The overshoot voltage (Vpk - Ed) and peak voltage Vpk are higher with the 
inductive load as the damping effect of the load resistance is absent with the freewheeling 
path present. The effect would be more marked if the stray inductance (Ld + L1 + Ls + 
L f) had not been comparatively low. 
v) The rate of snubber diode current rise is greater for the inductive load, giving a 
higher reverse recovery current peak Irp which, when diverted into the snubber 
resistor Rs will cause a greater sudden drop of GTO voltage from the peak value. This is 
also coupled to the gate voltage. 
v 1) The voltage oscillatory overshoot time is measured from Vco with the resistive load 
(depending on Ld +L1+ Ls) and from Ed for the inductive load (depending on Ld +L1+ 
Ls + Lf). It would be expected that the latter be longer but the oscillograms indicate the 
opposite. This is due to much of (Ld + Li + Ls) stray inductance (6.7µH) being in the 
load and the (Ld + L1 + Ls +L f) (4.6µH) being smaller due to Lf paralleling much of 
the stray L1, which is effectively lowered. 
vii) The plotted results (Figure 3.9) confirm what may be interpreted from the 
equations, that Vsp, Vco and Vpk voltages are all proportional to the interrupted current 
IT. 
3.6 Circuit -Layout Consideration to Minimising Stray Inductances Effect 
The overriding, theme in circuit layout for transient over-voltage limitation is to 
minimise the stray inductances. 
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3.6.1 Gate drive circuit 
a) The gate drive should be as close as possible to the GTO. 
b) The gate and cathode control leads should be a short twisted pair or coaxial. 
c) The gate pulse energy storage capacitor(s) should have low internal 
equivalent series inductance (ESL). 
3.6.2 
. 
Chopper circuit 
a) The usual technique of using short length, large rectangular cross-section 
conductors, with go and return DC rails close together (to obtain the 
benefit of cancelling mutual inductance effects), should be used. 
b) The freewheeling diode should be connected across the GTO thyristor anode 
and supply positive so that the stray lead inductance to the perhaps 
remote load is incorporated in the load inductance. 
c) The supply reservoir capacitor should be connected right across the input 
lead 
terminals to give low supply A, inductance, and its ESL should be as low as 
possible, as both contribute to Ld . Electrolytic capacitors have desirably 
high capacitance, but also relatively high ESL compared with other types. 
A number of paralleled units should be used. 
d) The snubber capacitors should have the lowest possible ESL. Typical types 
are the metallised polypropylane capacitors, the ESL of which, ranges 
between 30-100nH. Again, paralleling is a useful technique. 
e) The snubber circuit should be mounted as near as possible to the GTO 
thyristar terminals. 
3.7 Conclusions 
A comprehensive treatment of the GTO thyristor chopper has been investigated for 
resistive and resistive-inductive loads. In particular, methods of determining the 
amplitudes and duration of the transient voltages appearing across the GTO thyristor at 
turn-off have been defined in terms of the stray circuit inductances and the snubber 
capacitance value, and the various circuit resistance where appropriate. Lead resistance 
has been ignored. It is difficult if not impossible to predict the stray wiring inductances 
accurately, although they can usually be measured after construction. The stray 
inductance circuit modelling has been limited to self inductances, mutual magnetic 
coupling being ignored. This may not be justified at very high currents, but is shown to 
be adequate for the peak currents of 600A used here. 
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The computer simulation satisfactorily models the circuit behaviour under switching 
conditions when representative GTO thyristor and diode terminal characteristics are 
used. These are somewhat approximated, for example by using a linear fall of GTO tail 
current and instantaneous snap-off of diode reverse recovery. It was not intended to 
model the GTO thyristor by active and passive components, such as by using the SPICE 
software. A separate small scale exercise in this respect did not prove satisfactory in 
the time available. 
.11 
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CHAPTER 4 
Stray Inductance Effects in the H-Bridge 
with a Quasi-Square AC Output Voltage 
a, 
4.1 Introduction 
The voltage overshoots produced at GTO thyristor switching, due to the stored energy in 
the stray inductances, must be limited to an acceptable value in relation to the GTO 
thyristor voltage rating. The widely used circuit of the H-bridge is considered, it being 
capable of operating as a four-quadrant DC chopper, or a single-phase inverter, with 
the current paths at commutation being dependent on the switching pattern employed. 
In this chapter, computer simulated and experimental results are presented which 
demonstrate the relative importance of the various lumped circuit path stray 
inductances in generating these overshoot voltages as current transfers between the 
active devices during commutation. The limitation of over-voltages is again 
accomplished by the passive snubbers connected across the GTO thyristors. 
The implications of circuit layout are considered. 
4.2 Basic Inverter Operation 
Figure 4.1 shows the bridge circuit with stray inductances included. If the load is 
resistive, and all stray inductances are negligibly small, the alternate gating of GTO 
pairs Al, A2 and B1, B2 for 1800 of the inverter output voltage will place the DC 
supply in alternate polarities across the load, giving a square waveform (Figure 
4.2(a)). 
With an inductive load, the current reversals are exponential, although the voltage is 
still square as in Figure 4.2(b). 
Considering the end of the positive half cycle, the load current is positive and almost 
constant when GTOs A1 and A2 are turned off and B1 and B2 are gated for conduction. 
However, the inductive load current, which cannot reverse instantaneously, transfers to 
diodes D3 and D4 with the stored inductive energy of the load being returned or fed back 
to the supply until the load current falls to zero. On load current reversal, GTOs B1 and 
B2 conduct and power is again fed from the supply to the load, the reversed load current 
now growing exponentially. As the instant of the feedback current zero can be at any 
87 
Ed 
s 
Figure 4.1 Single phase bridge inverter with lumped stray inductances shown in 
broken lines 
time in the second half-cycle, GTOs B1 and B2 take over conduction when required if 
supplied with a steady back-porch (BP) drive. The supply voltage automatically 
reverses when the diodes conduct and the feedback interval commences, giving no 
difference of voltage waveform for resistive and inductive loads. 
In practice, GTO turn-on and turn-off is not instantaneous. This leads to a temporary 
shoot-through condition across the DC rails as two devices switch together, say B2 on 
and A2 off. A dead-band of about 5µS is therefore introduced between turning off the 
upper row devices and turning on the complementary lower devices, and vice versa. 
Additionally, control of the load voltage can be obtained by introducing zero intervals 
into the square wave, all such shapes being known as the quasi-square [281, (Figure 
4.2(c)). 
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Figure 4.2 The experimental 1-1-bridge voltage and current outputs 
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The quasi-square wave can be generated by phase-advancing the turn-off of the 
complementary GTOs A2 and B2 while leaving the series path GTOs Al and Bi in turn 
conducting, (Figure 4.3). 
0 
0 
0 
0 
(1) (Al) A-K Voltage (200V/div. ) 
(2) (A2) A-K Voltage (200V/div. ) 
(3) (B 1) A-K Voltage (200V/div. ) 
(4) (B2) A-K Voltage (200V/div. ) 
Time Scale: 1mS/div. 
A2 and B2 turning off first for quasi-square output 
Figure 4.3 GTOs A 1, A2, B1 and B2 anode-cathode voltages 
Let GTOs Al and A2 be conducting. If GTO A2 is turned off, an inductive load current 
transfers to diode D3 but with GTO Al still on, effectively short-circuiting the load 
giving zero load voltage. When later GTO Al is turned off, the only path for the load 
current is via diodes D3 and D4, feeding back inductive energy and connecting the DC 
supply to the load in the negative sense as before with both GTOs off. 
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A1&A2 A2 Al Bl&B2 B2 B1 
ON OFF OFF ON OFF OFF 
4.3 Bridge Switching Patterns 
Summarising the above, it is apparent that the switching pattern may provide turn-off 
for either one or both of a series conducting pair of GTOs. In either case with a resistive 
load, the output voltage and current half cycle is then terminated and the freewheeling 
diodes do not conduct. With the more usual inductive load: 
(a) For single GTO tum-off, say AZ the load current commutates from the source 
into a freewheeling path through GTO Al and diode D3. Subsequent turn-off of 
the second GTO, Al, before the freewheeling current has fallen to zero, will 
commutate the load current from the freewheeling path to a feedback path 
through diodes D3 and D4 returning load inductive energy to the source. 
(b) For double GTO turn-off, Al and A2, the load current commutates directly to a 
feedback path through diodes D3 and D4, and therefore reverses in the source. 
4.4 The Experimental H-Bridge 
4.4.1 Power circuit 
Figure 4.1 shows the configuration of the bridge main circuit. The four GTOs used are 
AEG type G200 A100 rated at 200A repetitive controllable on-state current and 1kV 
repetitive off-state voltage. A 310V DC voltage source (Ed) is provided from a 
variac-controlled rectified 220V AC 3-phase supply as used in section 2.9. A static load 
of 2fl (nominal) in series with 650µH (nominal) is used to give a peak current of 100A 
at an output frequency of 100Hz. The rated critical dv/dt of the GTOs is 1kV/µS; a 
nominal 0.47µF snubber capacitor limited the dv/dt to about 185V4uS. 
The freewheeling and snubber diodes are of the fast recovery types rated respectively at 
35A (average) and 1kV, and 20A (average) and 600V. Although a fast turn-on is 
desired in the case of the snubber diode, to lessen the forward recovery voltage transient 
contribution to the GTO thyristor voltage spike during its fall time, and to reduce 
switching losses in the diode itself, it is unfortunately incompatible with a fast turn-off 
characteristic. 
A 50,25W snubber resistor, is large enough to control the snubber capacitor discharge 
into the GTO sufficiently at turn-on and low enough to restrict the IR drop following the 
snubber diode D. reverse recovery, thus providing no undershoot. This ohmic value will 
overdamp the oscillation of Cs with the path stray inductances after Ds reverse 
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recovery, since; 
RS2/ 4L2 > 1/LCS 
where L is the effective oscillatory path stray inductance. 
The physical layout of the H-bridge is symmetrical, giving fairly balanced internal 
stray inductances, with the snubber stray inductances minimised. 
4.4.2 Control signals 
The complete logic circuit for providing the isolated control signals to the bridge GTOs is 
shown in Figure 4.4. The 5V DC supply unit is similar in principle to that described in 
sub-section 2.12.4. 
ICI is connected as an astable multivibrator, the operating frequency being determined 
by the the potentiometer PtO and capacitor CO for values ranging from 40Hz to 150Hz. 
The non-inverted Q1 and the inverted 51 output pulses of IC1 are to be associated with 
GTO pair Al and A2, and B1 and B2 respectively, thus switching the pairs with a phase 
difference of 180°, Figure 4.5. The positive going edge of the 01 and 51 pulses are each 
used to trigger one of the two monostables in 1C2, producing output pulses QA1 and OBI 
with time intervals (5-50µs), controlled by the external potentiometer Pt1-capacitor 
C1 network. 
The output from the Exclusive-OR gates XR1 and XR2, the inputs of which are QA1 and 
01, and QB1 and 61 respectively, will introduce the required dead-band periods (Figure 
4.6). The leading edge of the Exclusive-OR gate output pulses are made to trigger the 
monostables of IC3, whose outputs QA2 and QB2 provide a common initial on pulse for 
each of the GTO pairs Al, A2 and Bi, B2 respectively (Figure 4.7), and those of 1C4 and 
IC5, to produce the back-porch (BP) signals, the width of each being independently 
variable. The trailing edge of each BP pulse is then employed to initiate the off and 
negative bias (NB) pulses for the associated GTO, using the monostables of IC6 to 9, 
Figures 4.4 and 4.8. The 01 and 01 outputs of IC1 are applied to the reset inputs of ICs4 
and 5 respectively, thus preventing the BP period of any GTO being applied for more 
than 1800. Similarly, the complements of each initial on pulse are used to inhibit the 
negative bias signals at the associated GTO turn-on (Figure 4.6). 
Each pulse period is determined by the external R-C networks connected to the IC 
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producing that pulse, Figure 4.4. The initial on pulses are fixed at 14µs, where the BP 
and off pulses may be varied, to suit requirements, between 10-50% duty cycle and 
25-75µs respectively. The dead-band periods can be adjusted to 5-10µs following the 
end of the off signal. 
The purpose of the power supply decoupling capacitors CO, is to bypass the power supply 
rail noise to ground, thus avoiding a malfunctioning of the ICs from this cause. The final 
control signals of about 3.5V magnitude are applied to the inputs of the opto-isolators of 
the gate drive circuits. 
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Figure 4.5 Back-porch control signals 
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4.4.3 The gate drive circuits 
The bridge GTOs gate drive circuits are similar to that described fully in sub-section 
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2.12.3. The GTO turn-on is initiated by applying an initial current pulse of 9A, with an 
approximate rate of rise of 7A/µs, and sustained for 1411s, after which the current is 
dropped to the BP level, which is adjusted at 1.5A, Figure 4.9. At turn-off, the 12V 
negative voltage source is applied to the gate; the negative gate current increases at a 
rate of about 25AIgs, this implying a gate circuit path inductance of about 0.48µH. The 
negative gate voltage pulse is maintained for 50µs, thereafter a negative bias voltage of 
4V is applied (Figure 4.9). 
4.5 Transients with the GTO Thyristor Switching in the H-Bridge with 
Inductive Load 
The transient effects of the GTO thyristor switching when the current path stray 
inductances are considered, and the effects on the other inactive devices in the H-bridge, 
are modelled by solving the first order differential equations using the Runge-Kutta 
fourth order numerical method (section 3.2). As with the chopper, small mutual 
coupling and current path resistances are Ignored to reduce complexity. Also the 
simplifying assumptions made in sub-section 3.2.2 applied here. 
Mathematical modelling to solve the system equations in the frequency domain, using the 
Laplace transform method, becomes tremendously complex since it requires very many 
different solutions to the complex equations with interdependent initial conditions. The 
mathematical modelling here is therefore by totally numerical methods using the 
computer. 
With the circuit data as in section 4.4, the duty cycle (8) of each GTO thyristor depends 
on the commutation pattern employed, but always: 
L 
S? 5 Rz5RSCS 
thus allowing the load current to reach its steady-state value during which the snubber 
capacitor should be fully discharged. 
Also referring to Figure 4.1, the measured, and in the case of small loops the estimated, 
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values of the stray inductances are: 
Supply inductance (Ld) - 2.711H (measured) 
La t, La2, Lb t, Lb2 - 0.15µH (estimated) 
LDiº LD2º LD3º LD4 - 0.34aH (estimated) 
Ld3º ßd4 - 0.3µH (estimated) 
Ls - 0.15µH (estimated) 
In all results, the current directions are shown with respect to the GTO anode current 
directions. 
4.5.1 Turn-on transients 
a) GTO thyristors gated with zero Initial load current 
if the load current falls to zero during freewheeling or feedback, all four GTOs are 
blocking prior to turn-on, each supporting half the supply voltage (Ed /2). The 
turn-on process is divided into three time intervals as follows. 
Interval ti: When GTOs Al and A2 are gated on, the equivalent circuit is as that 
shown in Figure 4.10(a) with the state equations representing this interval, which 
ends at the full reverse recovery of B1 snubber diode, being shown in the system 
matrix of Figure 4.10(b). 
The snubber capacitors of GTOs Al and A2 start discharging locally through them while 
the B1 and B2 snubber capacitor voltages rise to Ed and, owing to the path stray 
inductances, will overshoot by up to Ed /2 neglecting any damping (Appendix 1). Hence 
the maximum peak voltage across the non-conducting GTOs at turn-on of the other pair 
is, at most, 3Ed /2. 
Figure 4.11(a) and (b) shows respectively the experimental and computed results. 
As the BI and B2 snubber capacitors charge via GTOs Al and A2 respectively, the 
oscillatory charging current path for that of B1 contains less stray inductance than that 
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Figure 4.11 Waveforms at GTOs AI and A2 turn-on together (zero initial load current) 
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10 
(Red - Ld3 and Ld4 are assumed negligibly sma(l) 
x'oI 
of B2 by an amount (Ld3 + Ld4), giving the difference in the waveform oscillation as 
shown by traces (6) and (7) of Figure 4.11(a) and (b). The red traces of the latter 
show the predicted waveforms when the strays Ld3 and Ld4 are assumed negligibly 
small, the two capacitor currents then being identical. 
The rate of rise of the load current (il) is controlled mainly by the load inductance, i. e. 
Ed / Ll initially, which approximates to 0.3 Allis but, as the voltage across GTO B1 
overshoots Ed, due mainly to the induced voltage across Ld caused by the oscillatory 
supply current decaying in it, a slightly faster rate is experienced (Figure 4.11, trace 
(8)). 
At B1 snubber capacitor full charge, its series snubber diode undergoes reverse 
recovery, with its current rising against that of the GTO Al branch as well as 
maintaining the load current (via GTO A2), while GTO B2 snubber capacitor completes 
its charging due to its longer oscillation period with Ld3 and Ld4 present in the current 
path. The latter experiences a slightly higher voltage oscillation peak than that across 
B1 snubber capacitor. The voltage contribution by Ld3 and Ld4 to GTO B2 voltage is 
small, but becomes significant if the values of Ld3 and Ld4 become relatively large. 
Interval t2: This very short interval lasts from the reverse recovery of Bi 
snubber diode to the reverse recovery of B2 snubber diode. The latter is later due to 
Ld3 and Ld4 giving increased oscillation time. The equivalent circuit and its state 
equations become as shown respectively in Figure 4.10(c) and (d). The B1 snubber 
capacitor current, having diverted from the snubber diode to the resistor, produces a 
voltage drop across GTO B1, Figure 4.11 (trace 10). But as the voltage across GTO B2 
is now higher than that across GTO Bi, a large rapid voltage reduction across B1 is 
prevented. This is due to the overcharged B2 snubber capacitor voltage being coupled, 
via the DC rails to GTO B1, maintaining its voltage to nearly that across GTO B2. Traces 
(10) and (12) show the very short interval t2. This interval, which becomes larger 
with increased Ld3 and/or Ld4 , will be referred to as the 'hold-up' period 
subsequently. 
During B2 snubber diode reverse recovery its current, with that of the B1 snubber 
capacitor discharge, contributes to the slowly rising load current. 
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Interval t3: This starts as the B2 snubber diode is fully reverse recovered, and 
ends when the Bi and B2 snubber capacitor discharge currents reach zero (Figure 
4.11, trace (6) and (7). The equivalent circuit and the state equations are given in 
Figure 4.10(e) and (f) respectively. Here, after diode reverse recovery, the B2 
snubber capacitor current has diverted to its snubber resistor, dropping the voltage 
across GTO B2 by the IR drop. The B1 snubber capacitor discharge current is now 
rising again in its snubber resistor. The voltages across GTOs B1 and B2, therefore, 
decay by overdamped oscillation to the supply value Ed , Figure 4.11, traces (10) and 
(12). 
An important feature is that GTOs Al and A2 can experience zero current when the 
rising discharge currents of B1 and B2 snubber capacitors exceed the small load 
current plus the Al and A2 snubber capacitor discharge currents respectively. GTOs 
Al and A2 subsequently take over the load current again as they are provided with a BP 
drive. 
Interval t3 is followed by GTOs B1 and B2 each blocking the supply voltage (Ed), with 
the load current continuing its rise to its steady state value (approximately 90A) via 
GTOs Al and A2. 
The effective stray inductances are principally those of the source and the bridge outer 
loops with the smaller values in the arms and snubber loops having a marginal effect. 
b) GTO thyristors gated from the freewheeling condition 
This is not valid because all GTOs must be turned off before a complementary pair can 
be gated so that a shoot-through condition (say GTOs Al and Bi conducting together) is 
avoided (26). 
c) GTO thyristors gated from the feedback condition 
Here there will be no switching transients. The load voltage reversal occurs when 
diodes D3 and D4 (say) take the load current from GTOs Al and A2. The current 
reversal instant depends on the load time constant and, providing GTOs B1 and B2 have 
a BP drive, they will automatically come into conduction then, with the circuit 
potentials already having been established [26]. 
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4.5.2 Turn-off transients 
Here the simultaneous fall of GTO anode current and rise of snubber current is identical 
with that described in sub-section 3.2.1(a), and will be adopted as time interval ti in 
all cases. 
a) At single GTO thyristor A2 turn-off 
Referring to Figure 4.1, let GTOs Al and A2 be conducting. Consider A2 interrupting 
the load current, with interval t1 completed. 
Interval t2: Figure 4.13(a) and (b) provides respectively the experimental and 
computed results, with Figure 4.12(a) and (b) showing the equivalent circuit and its 
state system matrix. This interval begins when the peak diverted A2 snubber capacitor 
current is reached, and ends as the voltage across GTO B2 decays to zero, Figure 4.13 
traces (1) and (6). 
As GTO A2 anode current is completely diverted into its snubber, apart from the small 
tail current, the voltage across the snubber capacitor builds up. The B2 snubber 
capacitor (originally charged to the supply voltage Ed) discharges, the constant load 
current dividing between the A2 and B2 branches. The rising B2 branch current 
freewheels through GTO A 1, the supply. current falls and the resulting induced Ld di/dt 
lifts the bridge DC rail voltage above Ed giving an oscillatory overcharging of Bi 
snubber capacitor through GTO Al. This is demonstrated in Figure 4.13, traces (3) and 
(14). As this interval approaches its end, the A2 snubber capacitor exceeds Ed due to 
Ld, Ld3 and Ld4. 
Interval t3: Diode D3 now commences conduction indicating the start of this 
interval which ceases at the full reverse recovery of the A2 snubber diode. The 
equivalent circuit and state equations are shown in Figures 4.12(c) and (d). The rising 
B2 branch current flow is now being taken over by diode D3 from the parallel snubber 
capacitor, (Figure 4.13, traces (10) and (11)), the rate of its rise being controlled 
by LD3 and Ls . The A2 snubber capacitor current fall rate increases, having 
previously fallen from the initial value diverted from GTO A2 to lo , Figure 4.13, trace 
(1). Its voltage further overshoots Ed to its peak value, trace (4). Since the diversion 
of load current into the freewheeling path is now more rapid, the B1 voltage overshoot 
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(b) Computed results Time (S) X1O 
current is increased, trace (3). This is due to the increased Ld dVdt of the source. 
Interval t4: The duration is from the reverse recovery of A2 snubber diode to the 
reverse recovery of B1 snubber diode. The equivalent circuit and the state equations 
become those shown in Figure 4.12(e) and (0 respectively. 
Upon recovery of the A2 snubber diode, the associated capacitor discharge current 
transfers to its snubber resistor, damping its oscillation. However, a substantial 
voltage drop across A2 is prevented by the 'hold-up' effect, caused by the overcharged 
B1 snubber capacitor voltage being coupled to A2 via the DC rails, GTO Al and diode D3 
(Figure 4.13, traces (4) and (15)). B1 snubber capacitor charging current falls and 
reverses, starting B1 snubber diode reverse recovery. 
Interval t5: The equivalent circuit and state equations for this interval, which lasts 
from BI snubber diode reverse recovery to the A2 and B1 snubber capacitor discharge 
currents reaching zero, are shown respectively in Figure 4.12(g) and (h). B1 and A2 
snubber capacitors are now discharging through their snubber resistors back to the 
supply, with the voltages across the associated GTOs decaying to the supply value Ed. 
Interval t5 is succeeded by GTO Al and diode D3 conducting the total freewheeling load 
current. 
The most influential stray inductances are those of the source, the bridge rails and the 
freewheeling loops. 
b) At second GTO thyristor Al turn-off following A2 
GTO Al is now turning off with load current freewheeling through Al and D3 initially. 
The current first diverts into the Ai snubber circuit. The load current, having decayed 
during freewheeling, is less than for GTO A2 turn-off and produces a much lower 
voltage spike across Al during t I, Figure 4.15, trace (4). 
Interval t2: This starts from the Al snubber capacitor current peak, and ends as 
the A2 snubber capacitor half cycle of overcharging is completed. The equivalent 
circuit and the associated state equations appear in Figure 4.14(a) and (b) 
respectively. Initially the constant load current divides between charging and 
discharging the Al and B1 snubber capacitors respectively. Since current commences 
to return back to the supply, a slight Ld dVdt is induced which lifts the voltage across 
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the DC rails causing the A2 snubber capacitor voltage to rise above Ed, as in Figure 
4.15, traces (14) and (15). The Al snubber capacitor charging current is falling, and 
the Bi snubber capacitor discharaging current is rising as their voltages rise to and 
fall from Ed respectively. 
Interval t3: The start of the A2 snubber capacitor discharge indicates the start of 
interval t3, the equivalent circuit and state equations of which, are shown in Figure 
4.14(c) and (d), and the fall of GTO B1 voltage to zero indicates the end of it, Figure 
4.15, trace (5). With A2 snubber diode reverse recovery being rapid due to the low 
forward current, the A2 snubber capacitor current reverses almost immediately Into 
its snubber resistor, the voltage across the associated GTO decaying to Ed, Figure 4.15, 
trace (16). As this damped current rises (trace (14)), a slightly slower rate of rise 
is experienced by the negative supply current (trace (13)), this having a small effect 
on the A1 and B1 snubber capacitor currents (traces (2) and (7)), as the load current 
is virtually constant during this interval (trace(6)). 
Interval t4: This interval, the equivalent circuit and system matrix of which are 
shown in Figure 4.14(e) and (f), commences when D4 starts conduction and ends when 
A2 snubber capacitor discharge current falls to zero. Upon forward biasing of D4, it 
takes over the rising discharge of B1 snubber capacitor, this then discharging locally. 
The load current being constant, the Al snubber capacitor current fall rate increases as 
its voltage further overshoots Ed, Figure 4.15, traces (2) and (3). 
Since the rise of the feedback current in the supply is now more rapid, the induced 
voltage across Ld again lifts the voltage across GTO A2, causing a rapid fall of its 
snubber capacitor discharge current (trace (14)). Alternatively, it may be considered 
that the oscillatory overshoot voltage across GTO Al is coupled to GTO A2 via the DC 
rails and diodes D3 and D4, exerting a hold-up effect. 
Interval t5: This interval begins as the A2 snubber capacitor starts overcharging 
again and ends when Al snubber diode is fully reverse recovered. The equivalent 
circuit and its state equations are shown in Figure 4.14(g) and (h). With A2 snubber 
diode now forward biased, the associated capacitor charges above Ed, again Figure 4.15, 
traces (14) and (15). The Al snubber capacitor charging current continues to fall, its 
voltage approaching its oscillatory peak. 
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Interval t6: This interval, which is represented by the equivalent circuit and state 
equations of Figure 4.14(1) and Q respectively, lasts from the reverse recoveiy of 
Al snubber diode to the full charge of A2 snubber capacitor. As Al snubber capacitor 
starts discharging through its snubber resistor, a 'hold-up' effect is experienced by 
GTO AI due to the over-voltage across GTO A2, Figure 4.15, traces (4) and (16). 
interval t7: This interval commences when 
* 
A2 snubber capacitor starts 
discharging and ends when the A1 and A2 snubber capacitor discharge currents fall to 
zero. The equivalent circuit and its state equations are shown in Figure 4.14(k) and 
The A1 and A2 snubber capacitors discharge through their snubber resistors to 
blocking voltage Ed , Figure 4.14, traces (2), (3), (14) and (15). 
Interval t7 is followed by diodes D3 and D4 conducting the decaying load inductive 
energy back to the source, with GTOS A1 and A2 blocking the supply voltage. 
The effective stray inductances are principally those of the source, antiparallel diodes 
and the bridge DC rails. 
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c) At turn-off of both conducting GTOs Al and A2 together 
By turning off the conducting GTO pair A1 and A2, the load current transfers to diodes 
D3 and D4 symmetrically if Ld3 and Ld4 are negligibly small, the usual GTO voltage 
spikes and oscillatory overshoots occurring. The load current divides between the 
upper and lower branches at the nodes at both sides of the H-bridge Instead of just one. 
There Is no independent blocking GTO thyristor to experience a diagonally coupled 
over-voltage, as before. 
A feature likely to occur in practice is a difference of turn-off Instant between the two 
GTOs being switched (switching time mismatch). This can be attributed to GTO turn-off 
time differences [271 andlor timing inaccuracies of the gate drive applied. On the 
experimental rig, a gate drive turn-off pulse timing discrepancy is observed and a 
difference of GTO turn-off waveforms giving approximately 1.2ps lag of GTO Al 
turn-off relative to AZ as demonstrated In Figure 4.16. The result Is that the 
conditions of single GTO turn-off occur for this short interval giving some small 
asymmetry in the waveforms. This is detailed as follows, with the actual computed 
waveforms shown in black and the predicted balanced switching waveforms in red in 
Figure 4.18(b). 
Upon completion of interval H for GTO A2, the equivalent circuit and state equations for 
interval t2 become as shown earlier in Figure 4.13(a) and (b). 
Interval t2: As before, when A2 turns off first, the B1 snubber capacitor 
overcharging commences -through GTO A1 due to the rise in DC rail potential caused by 
Ld dildt, which results in Al having to turn-off increased current (Figure 4.18, traces 
(1), (2) and (8)). This could be dangerous if it is operating near its turn-off current 
limit. 
Interval M The equivalent circuit and matrix state equations of this interval are 
given in Figure 4.17(a) and (b). The duration is the GTO AI current fall time, Figure 
4.18, trace (1). 
GTO A1 turns off with the constant load current supporting a slight Increase In A2 
snubber capacitor current as that of B2 snubber capacitor, now in part being returned 
to the supply, falls at a reduced rate, Figure 4.18, traces (6), (7) and (16). It can be 
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Figure 4.16 Switching time mismatch (t M) at GTOs Al and A2 turning off 
together 
seen from the experimental results (figure 4.18(a), traces (2) and (18)) that during 
this interval, the B1 snubber capacitor current starts to decay, whereas, with the 
computed waveforms, Figure 4.18(b), trace (2), it does not. This is due to the 
somewhat approximated GTO characteristics, i. e. linear anode current fall instead of the 
cosine function (chapter 3, sub-section 3.3.1 (b)). 
Interval W This is a short period, where the Bi snubber capacitor oscillatory 
overcharging current completes its decay to zero, Figure 4.18, traces (2) and (18). 
The equivalent circuit and its system matrix are shown in Figure 4.17(c) and (d). 
Interval t5: This commences when the Bi snubber capacitor starts its discharge 
and ends when the voltage across B2 reaches zero. The equivalent circuit and state 
equations are as those of Figure 4.17(e) and (0. 
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The charging currents of A1 and A2 snubber capacitors are now falling, whereas the B1 
and B2 snubber capacitor discharge currents are rising accordingly through their 
snubber resistors and the source, Figure 4.18, traces (3), (6), (13) and (18). It can 
be seen from trace (19), that a sudden voltage drop occurs across GTO B1 as Its 
snubber capacitor current reverses into the associated snubber resistor. The voltages 
across A1 and A2 snubber capacitors overshoot Ed, traces (4) and (9). 
Interval t6: This interval starts as diode D3 commences to conduct and ceases when 
the A2 snubber diode is fully reverse recovered. The equivalent circuit and state 
equations are shown respectively in Figure 4.17(g) and (h). 
The forward biasing of diode D3, results in the increased rate of A2 snubber capacitor 
current decay, Figure 4.18, trace (6), with the voltage across it further overshooting 
the supply value and approaching its oscillatory peak, trace (9). The feedback current 
into the supply is now more rapid, giving a higher induced Ld dildt which is felt across 
Al. Thus the Al snubber capacitor charging current is being prevented from falling 
veiy much, Figure 4.18, trace (3). The now local discharge of B2 snubber capacitor 
current decays through its series resistor and diode D3. 
Interval t7: Figure 4.17(i) and (j) give the equivalent circuit and matrix state 
equations of this very short interval which lasts from the reverse recovery of A2 
snubber diode to the fall of Bi voltage to zero. The A2 snubber capacitor discharge 
current having transferred to the associated snubber resistor, drops the voltage across 
GTO A2 with a 'hold-up' effect exerted by the A1-B1 phase leg, Figure 4.18, trace 
(10). 
Interval t8: This interval, the equivalent circuit and state equations of which are 
shown in Figure 4-17(k) and (i), is from the conduction commencement of diode D4 to 
the complete reverse recovery of Al snubber diode. Diode D4 current rises, having 
taken over the rising B1 branch current from Bi snubber capacitor which is now 
discharging locally. The A1 snubber capacitor current perceptibly falls at a faster rate 
as its voltage approaches its oscillatory peak and exerts a 'hold-up' effect across GTO A2 
via the DC rails and diodes D3 and D4, Figure 4.18, traces (5) and (10). 
Interval t9: The start and fall to zero of Al snubber capacitor discharge current 
indicates respectively the start and end of interval t9, the equivalent circuit and state 
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equations of which are given in Figure 4.17(m) and (n). A1 and A2 snubber capacitors 
now discharge into the source through their snubber resistors with their voltages 
decaying to Ed . Interval t9 is followed by the feedback current falling through diodes 
D3 and D4, with G TOs A1 and A2 each supporting the supply voltage. 
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The stray inductances of the source and those of the antiparallel diode arms are the most 
Influential. 
4.6The Coupled Switching Transients within the H-Bridge - Summary 
Each GTO thyristor experiences an oscillatory voltage overshoot at tum-off due to the 
lumped path stray inductances. 
If a single GTO A2 (or B2) is turned off with Al (Bl) remaining in conduction, with the 
internal bridge stray inductances being low relative to that of the supply Ld, virtually 
all the A2 turn-off overshoot voltage is conductively coupled round the outside of the 
bridge and is felt across the blocking GTO B1. Expressed alternatively, most of the A2 
overshoot voltage is generated by the supply inductance, and the voltage across B1 rises 
from the supply voltage level (Ed) to the overshoot value experienced by GTO A2, as in 
Figure 4.12, traces (14) and (15). If Ld3 orland Ld4 are increased the overshoot 
across A2 is higher, but a smaller portion of it, is felt across B1. 
At a subsequent Al tum-off, its overshoot voltage is much less than that for A2 due to 
the reducing freewheeling current being interrupted. Higher Ld increases the 
overshoot across A 1, virtually all of which is coupled across A2. However, for A2 or 
B2 turn-off, the inductances Ld3 and Ld4 increase the overshoot also. These are also 
coupled. 
When the switching pattern has simultaneous turn-off of the two conducting GTOs Al 
and AR, and since B1 and B2 snubber capacitors discharge from Ed, then there are no 
coupled overshoots across the bridge, Figure 4.18(b) (red curves). This is not true if 
a switching time mismatch occurs. 
It is worth mentioning that at GTOs A1 and A2 (or B1 and B2) turn-on from zero initial 
load current, the stray inductances, mainly those of Ld , Ld3 and Ld4 , cause the 
blocking B1 and B2 voltages to overshoot the supply voltage, Figure 4.11, traces (10) 
and (12), but are limited to 3Ed 12. 
Also due principally to Ld , the sudden voltage drop from the peak value normally 
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experienced by the GTO at turn-off, as the capacitor overshoot discharge current 
transfers from the snubber diode to the resistor, is largely negated by the coupled 
overshoot across the other switching or the blocking device, this being the 'hold-up' 
period. 
4.7Ways of Minimising Parasitic Transient Effects In the H-Bridge 
The general points made in section 3.6 relating to the chopper, regarding minimisation 
of stray circuit inductances are applicable here. Additional features which relate to the 
H-bridge operating to give a quasi-square output voltage with either freewheeling or 
feedback interval are [251: 
a) Choice of components: 
The final switching devices for the gate drive circuits, should be vely fast - 
FETs are usual - and drives as well synchronised as possible; to minimise 
switching time mismatch. 
Relating to the H-bridge circuit; all diodes should be of the fast recovery 
typ e S. - 
b) Circuit configuration: 
I) The bridge loop areas should be as small as possible. 
1i) The semiconductors in each switching branch - GTO, freewheeling diode and 
snubber diode - should be mounted on the same cooling fin as closely as 
possible. 
iii) The upper and lower switching arms of the H-bridge should be very close 
together. 
4.8 Significance of the Supply Inductance 
a) Whenever the source current falls during commencement of load current 
freewheeling or feedback, the induced Ld dildt lifts the bridge DC rail potential, giving 
transient over-vo; tages across blocking devices. 
b) The bridge DC rail inductance slightly reduces the above effect across those devices 
remote from the input. 
c) Hence the source inductance is especially important and should be minimised by 
positioning the input capacitor(s) as close to the circuit as possible. Even so, it is 
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likely to be much more significant than the stray inductances within the bridge, as it is 
easier to reduce these. 
4.9 Conclusions 
The GTO thyristor switching has been investigated for the H-bridge with 
resistive-inductive load and freewheeling and feedback paths in the quasi-square output 
voltage mode. Practical results and computed values of the amplitudes and durations of 
the transient overshoot voltages appearing across the GTO thyristors at turn-on and off, 
and their interaction within the bridge, are provided and compared. They show good 
correlation and confirm the analysis. Differences are mainly due to difficulties in 
determining precisely the stray inductances data, and the Initial assumptions 
(sub-section 3.2.2). 
Points which have emerged are: 
a) The GTO oscillatory overshoot voltage depends on the effective path stray 
inductances defined by the particular device(s) being switched, and the current 
interrupted. 
b) The source stray inductance Ld is the most influential and is usually the largest in 
the circuit. 
c) Overshoot transients for one GTO thyristor in a bridge are coupled conductively to 
the others. 
d) The peak voltage oscillation across each of the two blocking GTOs during turn-on of 
the complementary pair, the initial load current being zero, will approach 150% 
supply voltage. Under this condition, the transient chargeldischarge currents of the 
snubber capacitors can interrupt the initial low load current flow through the 
conducting GTOs, hence the back-porch drive is essential. 
e) Switching time mismatch at turn-off of a conducting pair of GTO thyristors results 
in asymmetry of the transients. Since the later switching GTO undergoes turn-off 
during the switching transient from the first, it is likely to be required to interrupt a 
higher current than expected. This can be dangerous if the GTO is operating near its 
turn-off current limit. 
f) Turn-on time mismatch has negligible effect for quasi-square voltage control. 
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CHAPTER 5 
Stray Inductances Effects In the H-Bridge 
with Pulse Width Modulation (PWM) of Output Voltage 
5.1 Introduction 
Electronic switching power inverters are firmly established as the power sources for AC 
motor drive systems in variable speed applications, and for other uses where a near 
sinusoldal output of a desired fundamental component is required. Pulse width modulation 
(PWM) has become an attractive technique for controlling switching inverters in such 
applications and, in particular for reducing the low order harmonic components In the 
output voltage waveform. 
Switching devices with a self-extinguishing function, such as the GTO thyristor or the 
power transistor, have facilitated the development of light-weight, low cost and more 
efficient inverters with the employment of pulse width modulation techniques. 
As the range of application of GTO thyristors in PWM inverters is extending to higher 
power levels, the problem of efficient snubbing becomes more and more important to 
ensure safe device switching conditions. - 
The aim now is to extend the previous reasoning to ascertain any additional effects caused 
by the stray path inductances with PWM control. 
5.2 Background to PWM 
The most important aspects of any pulse-width modulation control technique is the way in 
which the PWM pattern is obtained. The three distinct approaches in formulating the 
switching strategies currently in common use are the natural sampled, the regular 
sampled and the optimized PWM. The principles behind these techniques will be outlined 
in the following sub-sections, where consideration is given only to the widely used 
sinusoidal modulation. Other types, such as square, triangular and trapezoidal 
modulations are possible with only minor modifications to the principles of the above 
strategies. 
5.2.1 Natural sampled strategy 
PWM inverter control schemes based on natural sampling technique are most widely used. 
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This is because of its inherent simplicity and ease of implementation by analogue 
techniques. 
The method of natural sampling is by the direct comparison of a triangular (sampling 
signal) waveform with a sinusoldal (reference signal) waveform, termed respectively, 
the carrier and modulating signals, to provide the required PWM pulse widths, as 
illustrated in Figure S. 1. 
ting signal 
g frequency) 
ier signal 
ing frequency) 
+1- 
, WM voltacre 0 
0 
PWM voltage 
damental component 
Figure 5.1 2-level. natural sampled PWM 
The instantaneous intersection of the two waveforms determines the PWM pulse widths 
which, are therefore proportional to the amplitude of the modulating signal at that 
switching instant. Overmodulation occurs at high modulating signal amplitude when the 
latter falls to intersect all the 'teeth' of the carrier signal resulting in a large pulse width 
in the middle region of the half-cycle of the modulating signal, Figure 5.2. 
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Figure 5.2 2-level natural sampled PWM with over modulation 
The natural sampling method has the following important features [1]. - 
a) The centres of the PWM pulses are not equidistant or uniformly spaced. 
b) The widths of the PWM pulses cannot readily be defined by analytical expressions. 
However, the widths of the pulses can be defined using a transcendental equation of the 
form [291: 
tp = .1 [l +M (sin co t+ sin wt )] 22m1m2 
where tp is the width of the modulated pulse 
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M is the modulation index, defined to be the ratio of the carrier to the 
modulating signal amplitudes 
O)M is the angular frequency of the modulating signal 
tj is the instant at which the pulse rises 
t2 is the instant at which the pulse falls 
T is the carrier signal period. 
The technique shown in Figure 5.1 is referred to as 2-level PWM [30], as the PWM 
voltage switches between levels (41) and (4), whereas a 3-level PWM can be produced 
by switching the PWM voltage between levels (+1), 0 and (4), as shown in Figure 5.3. 
The latter can be achieved by changing the polarity of the modulating signal every 
half-cycle. Although the natural switching strategy inherently calls for an analogue 
technique, a digital implementation is possible. 
- 
Carrier signal 
switching frequency) 
+1 
, age 
0 
PWM voltage 
indamental component 
Figure 5.3 3-level natural sampled PWM 
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5.2.2 Regular sampled PWM 
The regular sampled PWM control, Figure 5.4, is better suited for digital or 
microprocessor implementation. The pattern is given by the comparison of the carrier 
signal with a stepped signal obtained by regularly sampling the sinusoidal wave and 
holding its value at the same level (intersample period [29]), until the next sampling 
instant giving a constant modulating wave amplitude while each sample is being taken. The 
switching instants T, and T2 (Figure 5.4) of the width modulated pulses are determined by 
the intersection points of the two signals, the widths of which are proportional to the 
constant amplitude of the modulating wave with their centres uniformly spaced in time, 
making It possible to predict the widths and positions of the pulses. Consequently, a 
simple trigonometric function for calculating the pulse widths is [291: 
tp = .1 (1 +M sin co mt 
(5.2) 
2 
where tj is a sampled instant. 
Regular sampled PWM can be generated either as a2 or 3-level control; also as 
illustrated in Figure 5.5, it may be 'symmetric' or 'asymmetric' modulation. The former 
is achieved as explained above; the sample and hold of the modulating wave being operated 
at the carrier frequency and the leading and trailing edges of each width modulated pulse 
are determined using the same Intersample period, Figure 5.5(a). For the 
lasymmetrically' modulated PWM, Figure 5.5(b), the switching instants of the width 
modulated pulses are determined using two consecutive intersample periods, hence each 
pulse edge is modulated by a different amount, Le. the sample and hold being operated at 
twice the carrier wave frequency. Thus for the 'asymmetrical' modulation [29]: 
[l + -M (sin (omtl + sin co mt 3)] 
(5.3) 
22 
where t, and 13 are sampling instants. 
Although the 'asymmetric' modulation contains more information about the modulating 
signal and produces a better harmonic spectrum than that of. the 'symmetrically' 
modulated, it requires double the number of calculations. 
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Figure 5.4 Regular sampled PWM 
5.2.3 Optimised PWM 
The optimum PWM strategy is based on defining a PWM waveform in terms of a set of 
switching angles with respect to a particular performance criteria such as elimination or 
minimisation of particular voltage harmonics or the minimisation of total harmonic 
distortion. 
once the optimised switching angles are determined from solution of algorithms on a main 
frame computer, they are subsequently programmed into a microprocessor memory in 
order to generate the PWM switching strategy in 'real time. 
5.3 The H-Bridge Modes of Operation with PWM 
The H-bridge, Figure 4.1, may be operated in either of the following modes: 
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tl, t3 and t5 are sampling instants 
t2 and t4 are switching instants 
Figure 5.5 Symmetric and asymmetric rephir s,, inipled PWM 
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(3) (2) 
Mode (1) - For the positive half-cycle of the operating frequency, GTO Ai is switching 
at the carrier wave frequency, whereas GTO A2 is turned on for the full half-cycle 
(Figure 5.6, traces (3) and (4)). From Chapter 4, it will be apparent that the inductive 
load current at GTO A1 turn-off freewheels through diode D4 and GTO A2. It returns to 
GTOsAl andA2 when Al tums on again. GTOsBlandB2anddiodeD2areengagedina 
similar manner for the negative half-cycle. This gives a three-level PWM pattern. 
Mode (2) - Each diagonal pair of GTO thyristors (Al and A2, and B1 and B2), Is 
switching at the carrier frequency for each half-cycle of the operating frequency (Figure 
5.7, traces (3), (4), (5) and (6)), this giving two-level PWM output. 
Now within each half-cycle, when both GTOs of a conducting pair are off, the inductive load 
current is fed back to the DC supply. The current commutates back to the same GTO pair at 
their following turn-on. 
5 .4 Modelling of Parasitic Transient Behaviour at GTO Thyristor Switching 
In the H-Bridge within a Half-Cycle 
The procedure for obtaining and solving the system equations is similar to that used 
previously, with all previous simplifying assumptions applying here. The H-bridge is 
operated and modelled with the following conditions: 
Carrier frequency - 720HZ 
modulating frequency = 40HZ 
Supply voltage = 200V 
Load resistance = 2.2D 
Load inductance = 650pH 
Snubber component values and stray path inductances are as given in Chapter 4. 
5.4.1 Turn-off transients 
The transients when tuming off either one or both conducting GTOs are identical with those 
of Chapter 4. The new feature here lies in the GTO tum-on transients since, within the 
PWM half-cycle, a previously conducting GTO is turned on again. With the previous 
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(1) Load Voltage (3-Level) (20OV/div. ) 
(2) Load Current (50A/div. ) 
(3) GTO Al Gate Current Pulse (5A/div. ) 
(4) GTO A2 Gate Current Pulse (5A/div. ) 
(5) GTO B1 Gate Current Pulse (5A/div. ) 
(6) GTO B2 Gate Current Pulse (5A/div. ) 
Time Scale: 5mS/div. 
Figure 5.6 Bridge operation with GTOs AI and B1 switching at carrier 
signal frequency (3-level PWM) 
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(5) GTO B1 Gate Current Pulse (5A/div. ) 
(6) GTO B2 Gate Current Pulse (5A/div. ) 
Time Scale: 5mS/div. 
Figure 5.7 Bridge operation with GTOs A1 and A2 and B1 and B2 
switching at carrier signal frequency (2-level PWM) 
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quasi-square output, the incoming GTOs were always the alternate pair to start a new 
half-cycle. 
5.4.2 Turn-on transients 
It follows from the end of the previous section that the turn-on at the start of each 
half-cycle with both two-level and three-level PWM produces transients Identical with a 
quasi-square output, described in sub-section 4.5.1(a). GTO turn-on within a half-cycle 
is now considered in detail. 
2) Single GTO thyristor turn-on from freewheeling (Mode (1)) 
With GTO Al off (A2 permanently on), the load current freewheels through A2 and D4, 
giving zero load voltage. When A1 is turned on again, the situation reverts to a DC source 
supplied load This can be appropriate for the bridge operating as a DC chopper as well as 
an inverter. 
The GTO Al tum-on process is divided into five time intervals: 
Interval t1: The equivalent circuit and state equations of this interval, which 
commences as the supply current starts rising and ends when diode D4 has fully reverse 
recovered, are shown respectively in Fýgure 5.8(a) and (b). As Al picks up the load 
current from diode 04, its snubber capacitor, previously charged to Ed , discharges 
locally through the associated resistor and GTO A 1. The observed and computed waveforms 
are shown in Figure 5.9(a) and (b) respectively. 
As the supply current rises through Ld and A 1, it initially depresses the bridge DC rail 
potential, and produces a coupled transient across the blocking GTO B2 with an oscillatory 
discharge of its snubber capacitor through its snubber resistor, Figure 5.9, traces (6), 
(10) and (11). The load current is maintained constant by the high load inductance (trace 
(5)). 
An important feature is that during diode D4 reverse recovery, a temporary 
shoot-through condition occurs across the DC rails (via GTO Al). Inductances Ld, Lap 
LD4 and Lb, exert a limiting influence on the current rise, and frequently the La and Lb 
inductances are enhanced by added inductors, usually with their own freewheeling diodes to 
avoid greatly increasing the voltage overshoot at GTO turn-olf. 
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A voltage spike similar to that felt by the GTO during its anode current fall time at 
turn-off is experienced here by GTO B1, Figure 5.9, trace (9). This is due to the reverse 
recoveq 'snap-off' of this transient shoot-through current in the stray inductance LD4- 
However, here, the voltage spike peak is fairly small as a fast reverse recovery diode is 
used and LN is very small. 
interval t2: This interval, the equivalent circuit and state equations of which become 
as shown respectively in Figure 5.8(c) and (d), lasts from the reverse recovery of diode 
D4 until the discharge current of B2 snubber capacitor has reached zero. B1 snubber 
capacitor starts charging oscillatorily through GTO Al with its voltage rising from zero, 
although in practice the capacitor charges slightly during diode D4 reverse recovery. The 
discharge current of B2 snubber capacitor is now decaying to zero. 
interval M This is the time taken for the B2 snubber capacitor to recharge with an 
opposite oscillatory half-cycle, giving voltage overshoot across It. The interval ends as 
the B2 snubber diode reverse recovers, Figure 5.9, traces (4) and (10). The equivalent 
circuit and state equations are given in Figure 5.8(e) and (f) respectively. 
The voltage overshoot across the B2 snubber capacitor Is due to the supply current 
oscillation decay in Ld (ignoring the small voltage drops across Ld3 and Ld4). The Ld 
induced voltage also causes the Bi snubber capacitor to further overshoot Ed as 
demonstrated in Figure 5.9, traces (3) and (8). 
interval W This interval lasts from the reverse recovery of B2 snubber diode to the 
reverse recovery of B1 snubber diode. The circuit topology for this time interval is 
similar to that of time interval t2. 
The B2 snubber diode reverse recovery current is now commutated to the associated 
resistor, dropping the voltage across GTO B2. GTO BI then exerts a hold-up effect on B2 
voltage until B1 snubber diode reverse recoveiy is completed, Figure 5.9, traces (9) and 
(11). 
interval t5: This interval starts as the B1 snubber diode is fully reverse recovered, 
and ends when the discharge currents of Bl and B2 reach zero (traces (3) and (4)). The 
equivalent circuit and state equations are shown respectively In Figure 5.8(j) and (h). 
The BI snubber diode reverse recovery is completed with the capacitor current now 
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transferred to the snubber resistor. Both B1 and B2 potentials subside to Ed, with the 
load current now rising, Figure 5.9, traces (9), (11) and (5). At the end of interval t5, 
GTOs A1 and A2 are conducting the rising DC source supplied load current, with G TOs BI 
and B2 each blocking Ed. 
The DC source stray inductance Ld is found to be the main effective one, the others having 
lesser effects. 
b) Double GTO thyristor turn-on from feedback (Mode (2)) 
Here the switching on, of the previously conducting pair A1 and A2 will revert the load 
voltage to its original polarity from the reversed polarity during feedback. This can also 
app for the bridge operating as a DC chopper. 1, 
/Y 
Unbalanced turn-on may be present. Here this occured experimentally and is attributed to 
the difference in gate turn-on drive timing for GTOs Al and A2, with the former being 
switched on approximately 1jus after the latter. This effect, of which full details are given 
in the following description, is demonstrated in Figure 5.10. 
interval tI: ' This interval commences as the A2 branch current starts rising, and 
ceases as GTO A1 turns-on. The equivalent circuit and matrix state equations are given in 
Figure 5.11(a) and (b) respectively. Figure 5.12 gives the experimental and the 
corresponding computed (black trace) waveforms. 
Due to the turn-on time mismatch, GTO A2 switches on first, picking up the load current 
from diode D3, while its snubber capacitor discharges round the local loop formed through 
the snubber resistor. The feedback current through the supply now decays oscillatorily in 
Ld, the induced voltage across which depresses the DC rail voltage causing a slight 
oscillatory discharge of the A1 snubber capacitor through diode D4 and the source, Figure 
5.12, traces (6) and (8). If balanced turn-on is assumed, diode D3 current will take 
longer to decay than that of diode D4 as illustrated in Figure 5.12(b), red traces (7) and 
(8), due to the presence of Ldq and Ld4 in the bridge circuit. If these are negligibly small, 
a symmetrical bridge operation would result as shown in the predicted waveform of Figure 
5.12(b) (green traces). 
It is pure coincidence that diode D3 Completes reverse recovery at the Instant of A1 
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tum-on together 
tum-on (Figure 5.12, traces (1) and (7)). However, the voltage spike due to LD3 at this 
instant is also felt by GTO B2 (trace (12)). 
Again consideration must be given to the potential danger of the transient shoot-through 
current caused by the overlapping GTO turn-on and diode reverse recovery in series 
across the DC rails. 
Generally, the turn-on time mismatch results in the feedback diode of the same leg as the 
later turn-on GTO to conduct excess current. Dynamic overloading and possibly a 
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permanent damage of the diode may occur if it is operating near its peak rated current. 
Also due to this transient over-current, the diode exper/Onces a higher reverse recovery 
current peak and longer reverse recovery time [31]. 
interval t2: This interval, the equivalent circuit and matrix state equations of which 
are shown respectively in Figure 5.11(c) and (d), lasts from the reverse recovery of 
diode D3 to the reverse recovery of diode D4. GTO A1 now being switched on, picks up the 
load current from diode D4, with its snubber capacitor commencing its local discharge. 
B2 snubber capacitor now charges through A2 and the DC source, Figure S. 12, traces (1), 
(4) and (11). 
The load current is maintained constant during this interval (trace (5)). 
interval t3: Diode D4 having reverse recovered, indicates the start of t3, the 
equivalent circuit and matrix state equations of which are given respectively in Figure 
5.11(e) and M. This ends at the B2 snubber diode reverse recovery. B1 snubber 
capacitor charges and its voltage reaches Ed prior to that of B2 snubber capacitor, after 
which, both overshoot Ed, Figure 5.12, traces (9) and (11). 
The oscillatory charging of B1 and B2 snubber capacitors is principally controlled by Ld 
(ignoring the Ld3 and Ld4 small effects) (traces (3) and (4)). The B2 snubber capacitor 
acquires its full charge first (traces (11) and (9)), thereafter experiencing a slight 
discharge as the snubber diode reverse recovers. The load current is then rising slightly 
(trace (5)). 
Interval W The equivalent circuit and matrix state equations of interval N, which 
lasts from the reverse recovery of B2 snubber diode to the reverse recovery of B1 
snubber diode, become those Of Figure 5.11(g) and (h) respectively. As before, the 
over-voltage across GTO B1 causes the hold-up effect on GTO B2, Figure 5.12, traces 
(10) and (12). 
Interval 
* 
t5: The beginning Of this interval is indicated by the transfer of Bi snubber 
diode reverse recovety current to the associated resistor, it ends when this current has 
decayed to zero. The equivalent circuit and state equations are shown in Figure 5.1 1(i) 
and Q respectively. Both GTO BI and B2 Potentials decay to Ed as the discharge current 
of their snubber capacitors falls to zero, Figure 5.12, traces (10), (12), (3) and (4). 
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(b) Computed results Time (ý) X10-6 
05 10 
On expiry of interval t5, the load energy is fully supplied by the DC source, with GTOs BI 
and B2 supporting the supply voltage Ed. 
The most influential stray inductance here is that of the supply. 
5.5 Summary of Main Points 
1) The turn-off procedure is the same for quasi-square and PWM operations, but 
turn-on within a half-cycle is different because, with PWM, the current returns to the 
previously conducting GTO. 
11) When the source picks up load current supply from freewheeling or feedback at GTO 
turn-on, it produces initially a depression of the DC rail voltage due to the source 
inductance Ld, leading to some discharge of the blocking GTO snubber capacitor. 
I! i) Any turn-on time mismatch when turning on the GTOS together, produces increased 
current in the feedback diode of the same leg as the later tum-on GTO. 
An unavoidable transient shoot-through condition occurs at GTO tum-on as the 
antiparallel diode of the same leg undergoes reverse recovery. An additional GTO anode 
inductor accompanied by a freewheeling diode may be used to limit this. 
v) The effects (N) and (iv) are potentially damaging. 
5.6 Conclusions 
The points made in Chapter 4 regarding methods of minImIsIng switching transient eff, ects, 
choice of circuit components and circuit layout are applicable here. 
The concluding comments with points a, b, c, d and e in Chapter 4 are also applicable here. 
Additionally with PWM, tum-on time has been defined and possibly dangerous conditions 
revealed. Again, the computed and experimental results compare very well. 
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Chapter 6 
OVER-CURRENT PROTECTION FOR THE GTO THYRISTOR 
6.1 Introduction 
The satisfactory operation of GTO thyristor circuits depends heavily on the ability of the 
-eystem to survive severe over-current conditions. Establishing a suitable over-current 
protection method can prove difficult. 
The standard method for diodes and conventional thyristors, namely fusing, is not always 
adequate for GTOs, as the speed of fault current interruption may not be fast enough. 
Alternatives must be considered also. 
The possible methods for GTO over-current protection are: 
a) Mechanical circuit breaker on the supply, with all devices turned on 
to spread the fault current. 
b) Fusing, this may be: 
I) Individual GTO fusing; 
ii) Input line fusing with all devices turned on to spread the fault current (which 
can be looked upon as a crowbarring action, see below); 
c) Active electronic method; 
i) Crowbar thyristor protection; 
fi) Controlled self turn-off protection; 
Each of these will be described, but the emphasis in this chapter is placed on (q) (i) and 
(H), for which protection systems have been designed, constructed and tested. 
6.2 Over-Current Protection Requirements of the GTO Thyristor 
Generally, the peak junction temperature produced by an over-current resulting from 
transient overloading, output short circuit, control circuit failure, supply fluctuation, 
etc., may prove destructive to semiconductor devices [39]. Since their thermal capacity 
is low, over-current protection must be fast to avoid excessive heating and damage, a 
typical maximum peak operating junction being 1250C. 
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Power semiconductor; in general, have two ratings which relate to their over-current 
protection: 
a) Non-repetitive peak surge current rating I TSM. 
b) The 12t rating. 
Additionally, the GTO thyristor is prone to destruction if an attempt is made to turn off 
too high a current, this being defined by its maximum non-repetitive controllable 
on-state current ITCSM. This rating is somewhat higher than Its maximum repetitive 
controllable current ITCM- 
Whichever over-current protection method is considered, apart from that by self gate 
turn-off, the current through the GTO must be interrupted before the rated value of the 
non-repetitive peak surge current is reached. Similarly, the protection system must not 
allow through to the GTO a greater 
fi2dt than the GTO 12t rating during the Interruption 
process. These factors are common to power diode, conventional. thyristors and GTO 
thyristors. Unfortunately, these ratings are lower for the GTO than the conventional 
thyristor (and diode), making the protection problem more difficult. 
Table 6.1 gives some data which illustrates this for devices with approximately the same 
RMS current and voltage ratings[32,33,341. 
The reason for the lower ratings for the GTO are twofold. The internal carrier 
regeneration process is less than with the thyristor, meaning that the device is not so 
deeply in saturation (in bipolar transistor terms). This gives an increased conduction 
voltage drop and internal heat generation. The highly interdigitated gate-cathode 
structure leaves less cathode area for current conduction, producing a higher thermal 
resistance and locallsed overheating. This feature also defines the controllable current 
ratings. 
The maximum current criterion is different when self gate turn-off protection is 
employed The fault current must be detected at a value above the semiconductor device 
working load current, with allowance for normal surges. The protection action must be 
completed between the rising fault current detection and below the peak non-repetitive 
controllable current rating ITCSM. 
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16 
Rated RMS 
on-state 
current (A) 
Repetitive 
peak off-state 
voltage (V) 
Peak 
non-repetitive 
surge cuurent 
ITSM (A) 
Peak 
non-repetitive 
controllable on 
-state current 
I Tam (A) 
Peakrepetitive 
controllable on 
-state current 
ITCM (A) 
2 It 
(AF s) 
40 1000 350 615 
10 80 1200 1200 7200 
125 1000 1520 11550 
1 
550 1600 7650 290000 
40 1000 270 180 90 365 
0 70 1200 330 280 200 540 
125 1000 1500 490 350 11000 
550 1600 4500 1680 1200 101000 
Table 6.1 Device data 
6.3 Circuit Breaker Protection for the GTO Thyristor. 
Mechanical circuit breakers are normally too slow for semiconductors, - the 
interrupting time being some tens of milliseconds. Depending on the circuit, under load 
short circuit conditions, it'may be possible to detect the over current and turn on-all 
the devices to spread the fault current during circuit breaker opening, and thereby limit 
the individual device current to within its surge current rating. The current spreading 
depends on stray inductances and is almost impossible to predict accurately. Virtually 
always, th e semiconductor devices must be overrated for this method, which is therefore 
uneconomical and is only used where other methods are unsatisfactory. 
6.4 Fuse Protection for the GTO 
The most destructive fault current to be protected against with semiconductors is that 
where the device is in short circuit path across the supply [35]. With a low source 
impedance, the prospective fault current will be of such a magnitude that the current 
must be interrupted veiy early in the rise to protect the GTO thyristor. 
Relating the to Figure 6.1, the apex of the triangle of current must have a value (the 
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cut-off current) which is below the non-repetitive peak surge current of the GTO ITSM. 
shadeýd 
Additionally the fi 2dt of theýtriangular area must be less than the GTO I 2t rating. 
The disadvantage of fuses is that they shut down the circuit until they are replaced, and 
as stated earlier, the method may not be feasible for GTOs owing to the unavailability of 
fuses with cut-off current and I 2t values which are low enough to Provide protection. 
Hence active methods using electronic switching must be considered. 
Prospective Fault Current 
Cut-off current 
Actual Current 
Time 
ab 
Fuselink 
0 voltage 
Supply voltage 
Ed 
Time 
ti t. 2 
(a) Pre-Arcing period 
(b) Arcing period 
Figure 6.1 Stages in fusing 
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6.5 Active Electronic Methods 
Active methods for over-current protection must have the following features: 
a) A fast fault current level detection system. 
b) A means of interrupting the fault current before it has risen to a value that will 
overstress the GTO. 
The detection system (a) is common to any active method of protection. This will 
generate a signal which will then activate (b). The two methods of implementing (b) are 
considered in detail later. 
6.6 The Current Level Sensor 
A block diagram of the experimental current level detector is shown in Figure 6.2. This 
comprises a current level monitoring device, such as a Hall effect sensor, the output of 
which is processed through fast linear amplifiers to produce a final logic signal Vs that 
corresponds to an over-current. It Is desirable for practical purposes that the Hall 
voltage is required to be linear with the current to be sensed. To increase the flexibility 
of the current sensor, a means of adjusting the trip current setting is necessary. 
The protection capability of the sensor circuit is limited by the maximum value of flux 
density to which the Hall effect device can remain linear. In the experimental 
arrangement, the maximum GTO controllable on-state current ITCM corresponding to 
this is about 95A. The sensor circuit is therefore designed for GTOs having I TCM values 
ranging from 10A to 95A. The current detection setting is approximately 5% higher 
than the operating peak device current (irrespective of fault current dildt). This is 
adjustable. 
Time delays superimposed into the output of the Hall effect device must be compensated 
for in order to enhance the sensor circuit effective time. A detailed description of the 
causes, behaviour and compensation of these delays is given later in sub-section 6.6.4. 
Upon commencement of over-current, the corresponding output signal Vs of the current 
sensor circuit is processed suitably via the GTO gate control logic for the two active 
methods of protection considered. 
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Figure 6.2 Block diagram of current sensor with delay time compensation 
6.6.1 The Hall Effect Device and Offset Adjustment 
In principle, the application of a magnetic field to a slab of semiconductor material, 
having electrons and holes drifting in opposite directions, produces an electric field 
across the slab and a potential difference VH is established. This is the Hall effect and VH 
is the Hall voltage. 
The Hall effect is caused, as demonstrated in Figure 6.3, by electron deflection within 
the material concentrating the negative charges to one side or the other depending on the 
polarity of the applied magnetic field. The principle stated above is applied in Hall effect 
integrated circuits to produce magnetically activated sensors, such as the one employed 
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CONDUCTOR 
here. 
Magnetic 
. 
field 
Slab 
Figure 6.3 The Hall effect 
The Hall effect sensor is activated by the magnetic field from the current to be 
monitored. In general, the flux density B at a distance R from a linear conductor 
carrying current I in free space is given by [36]: 
B 
ý01 
27cR 
where go= permeability of free space, (Hm- 1) 
Calculation shows that a magnetic flux density of about 2mT at 1cm from the centre of a 
circular conductor would correspond to a 100 A flowing in that conductor. 
Therefore, some means to increase B is essential. 
6.6.2 The Magnetic Field Sensor (Transducer) 
To increase the magnetic flux density B, a ferrite toroid is placed round the conductor. 
This has the effect of increasing the available flux density B according to the 
205 
relationship: 
B= RAH (6.2) 
where Pr = the relative permeability of ferrite, (dimensionless) 
H= the magnetic field, (Am-1) 
However, an air gap in the ring must be exist to accommodate the Hall effect device in the 
flux path. The torold arrangement is shown in Figure 6.4. The flux is assumed to leave 
the pole pieces and pass across the air gap without any lateral spreading, so that the gap 
flux density is the same as that in the ferrite ring, Le. 
B= gHf = goHg (6.3) 
where JU ý Uogr ý 
the absolute permeability of the ferrite, (Hm-1) 
Hf and Hg are respectively the ferrite and air gap magnetic field 
strengths. 
The mean lengths of the flux path in the ferrite and the air gap are If and Ig respectively, 
and assuming a uniform Jur and go, and 
linear relationshio between B and HI at low flux 
densities, then by applying Ampere's law, the following is obtained 
II19 
H di 
fHf 
di +fH dl =I 
0 It 
Thus 
I= HfIf + Hglg 
Substituting equation 6.3 into 6.5 gives 
go 
(6.4) 
(6.5) 
(6.6) 
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Inspecting equation 6.6, it can be seen that the dominating factor in the magnitude of B 
produced for a given current I is the length of the air gap I., because the ratio P to Ito is 
about 1500: 1 [36]. With Ig equal to approximately 3mm (the thickness of the Hall 
effect device employed), equation 6.6 approximates to: 
B=0.42 1 (mT) 
Ferrite 
ring 
9 
Current carrying 
conductor 
Figure 6.4 Introduction of the ferrite ring into the flux path 
(6.7) 
In practice, not all the flux is retained within the ferrite, as a small amount of leakage 
occurs. Also fringing in the air gap spreads the flux over an area greater than the cross 
section of the ferrite core, causing the mean flux density in the air gap to be less than 
that in the ferrite ring. For the purpose of current sensing, neglecting leakage and 
fringing leads to a very small error since 19 << If. 
The Hall effect transducer sensitivity A VH is Vf-p'B (m Vlm T). For the one employed, B is 
calculated from equation 6.6 and VH is obtained experimentally. This is measured to be 
about 33mVImT. 
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Using equation 6.7, the relation between the Hall voltage and the current being 
mentioned is: 
AVH'ýl (33 mV/mT)(0.421 mT) 
thus 
AVH - 14 mV/A 
giving 
VH - 141 mV 
where I is the conductor current (A) 
(6.8) 
The characteristic of the complete Hall effect probe is shown in Figure 6.5. A zero flux 
offset voltage of about 2.8V is demonstrated due to voltage drops of the integrated 
components in the Hall effect IC. 
The slope of the rising or falling characteristic (depending on which of the two 
outputs is chosen) approximates to equation 6.8. The characteristic is linear for flux 
densities rising to ±40 MT. 
The direct voltage component at zero magnetic flux is blocked by a capacitor in the output 
circuit. However, the AC output voltage from the capacitor is then adjusted by means of 
an analogue adder or summing amplifier (Figure 6.2). A fast slew rate (5oVIIIS) 
operational amplifier forms the basis for this stage (Figure 6.6). The summing 
amplifier has unity gain giving an output voltage equal to the algebraic sum of each input 
voltage. This may be expressed as: 
ff Rf (6.9) Vcu t ý- R -vi +R V2 12 
where Rf = the feedback resistor 
R, and R2 = the input resistors 
and as a voltage follower, the gain RIR, = RIR2 = 1. 
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Hall Voltage M 
3.5 
Output (1) 
3.0-- 
2.5 
Output (2) 
2.0 
1,5 Hall-effect device output voltage at 
Zero magnetic flux (-x2.8V) 
1.0 
0.5- 
-60 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 
Current (A) Current (A) 
Figure 6.5 Characteristics of the Hall-effect probe 
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RF 
V =V +V 
Oul 12 
vI 
v 2 
Figure 6.6 Analog adder circuit 
In this case (vj) is the negative Hall effect transducer output voltage and (v2) is an 
adjustable DC voltage ranging from 0 to -3V to trim out the offset. 
6.6.3 The Adjustable Gain Inverting Amplifier 
A fast operational amplifier (Figure 6.2) is also used here. For an inverting amplifier 
(Figure 6.7), the output voltage vout is controlled as a function of the negative of the 
input voltage vin- 
R 
f V. (6.10) 
out R in 
in 
where Rf = the feedback resistor 
Rin = the input resistor to the inverting input. 
and the transfer ratio vout1vin being the overall gain Av of the amplifier. 
With the stipulation given earlier in section 6.6 concerning the range of the current 
levels for the sensor circuit to act upon, the output voltage of the amplifier voltage vout 
is set to give 5V for each current setting. Thus the required gain of this 
amplifier falls into the range (using equation 6.10); 
3.8 !ýAv !ý 35.7 
210 
v 
in 
+V 
Figure 6.7 Variable gain inverting amplifier 
RF 
V 
Out Rl'in 
Peak load current 
to be monitored 
for normal 
operation (A) 
vH 
from equation 6.8 
(MV) 
Feedback 
resistor RF 
(M) 
Gain A, 
from equation 6.10 
(Rin --: IOkK2) 
10 140 357 35.7 
15 210 238 23.8 
20 280 179 17.9 
25 350 143 14.3 
30 420 119 11.9 
35 490 102 10.2 
40 560 89 8.9 
45 630 79 7.9 
50 700 71 7.1 
60 840 60 6.0 
70 980 51 5.1 
80 1120 45 4.5 
90 1260 40 4.0 
95 1330 38 3.8 
Table 6.2 Variable gain range of the amplifier stage to provide various current settings 
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c 
sw 
The vin in this case is the Hall effect transducer output voltage vH. These set current 
values and the required gains are given in table 6.2. The function of the capacitor switch 
Csw shown in Figure 6.7 is described in sub-section 6.6.4. 
6.6.4 Delay Time Compensation 
The mutual coupling between the monitored GTO current carrying conductor and the 
wiring of the Hall sensor produces a voltage transient in the Hall effect transducer 
output voltage. The magnitude of this voltage spike is dependent on the dildt of the 
current being switched. This is demonstrated in Figure 6.8; when the load current 
through the GTO thyristor commences to rise, its initial dildt is fairly low due to the 
inductive load, thus inducing only a small negative voltage spike into the transducer 
output. However, the faster decay of the current at turn-off, gives a much higher 
positive voltage transient at the output. The latter spike does not contribute any delay to 
the sensor circuit operating speed, although it causes a problem of a different nature 
which will be dealt with in the next sub-section. However, although small, the negative 
voltage spike at the start of the load current rise does contribute time delay to the sensor 
circuit response and compensation for this is essential. 
0 
0 mm 
(1) GTO Branch Current (20A/div. ) 
(2) Amplifier Output Voltage (5V/div. ) 
Time Scale: 0.1 mS/div. 
Figure 6.8 The Voltage Transients 
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A high fault current results either when the GTO turns on into a fault condition, or when 
the fault arises with the device already carrying full load current. The delay 
compensation considered for each of these is as follows: 
a) For the GTO switching on into a short circuit (case 1): The delay in the sensor 
response due to the negative voltage spike can be compensated for by increasing the 
rate of rise of the transducer output voltage. This is achieved by including the speed 
up capacitors Csw and C. (rise-time response by charge- control [37]) shown in 
the full circuit of Figure 6.13. The benefit is shown by the oscillogram of Figure 
6.9, trace 3. The reduction of the transducer time constant is about 9ILS. 
b) For a short circuit superimposed on full load current (case 2): Figure 6.10 
shows the behaviour of the negative voltage spikes as the fault current rises 
suddenly during the load current steady-state (trace 1). It can be seen from trace 
4, that a delay of about 3.5yS is contributed. 
0 
0 
0 
(1) GTO Branch Current (20A/div. ) 
(2) Hall-Effect Transducer Output Voltage (0.2V/div. ) 
(3) Inverting Amplifier Compensated Output Voltage (5V/div. ) 
Time Scale: 5 ý6/div. 
Figure 6.9 Compensation for the GTO turn-on into a short-circuit 
The approach adopted is to employ the leading edge of the spike to trigger a fast 
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monostable. Its output voltage pulse, of fixed duration, is then amplified to a little in 
excess of the worst case spike voltage, here about 14V (5V+9V, Figure 6.10), as the 
level of the amplifier output voltage will not at any time prior to a fault exceed 5V as 
mentioned previously, and the amplifier saturates at about ±9 V, Figure 6.10, trace 4. 
The compensating voltage pulse is then added to the original voltage spike to eliminate it, 
as illustrated in Figure 6.10, traces 3,4 and 5. At the start of the spike, the compensated 
voltage level must always be greater than the spike voltage to activate the voltage level 
detector (next sub-section). Trace 5 (the addition of traces 3 and 4) shows that the 
spike is not completely eliminated, but compensation for 3.1PS of the 3.5PS duration is 
achieved. The remaining 0.4,4S is due to the propagation delay of the monostable 
integrated circuitry. 
The other two pulses of Figure 6.10, trace 3 are due to the other falling edges of the 
voltage waveform, shown in trace 4, and are unavoidable. Their effect on the sensor 
circuit performance is negligible. 
It must be noted that the compensation for case 2 is not valid for case 1. This is 
because the monostable that generates the compensating pulse cannot be triggered by the 
negative (w. r. t OV) voltage spike. The speed-up capacitors proved to be adequate, as 
shown later. Also, the compensation for case 1 is not possible for case 2 as the induced 
voltage spike here will cause a fall of the transducer output voltage that corresponds to 
the full load current. 
The time delay compensation for both cases must be always on stand-by while the GTO(s) 
in conduction. 
6.6.5 The Comparator with Hysteresis. 
Again, a fast slew rate operational amplifier is employed. The comparator or voltage 
level detector determines if an input voltage vin is above or below a reference voltage VR 
to activate fault tripping. In response, the output voltage will assume either a low or a 
high state. 
The common operational amplifier comparator connection can be modified to provide 
hysteresis, thus achieving noise immunity without altering the reference voltage level. 
Referring to Figure 6.11, the hysteresis voltages above and below Vp are respectively 
11: 
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(1) GTO Branch Current 
(20A/div. ) 
(2) GTO Snubber Current 
(20A/div. ) 
(3) Compensating Voltage 
Pulse (10V/div. ) 
(4) Inverting Amplifier Output 
Voltage (10V/div. ) 
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0.4ps 
(5) Analog Adder Output 
(Compensated) Voltage 
(IOV/div. ) 
Time Scale: 1OWdiv. 
Figure 6.10 Delay time compensation for a fault occurrence when GTO conducting 
full load current 
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r) 
V. 
VR 
(a) 
Vout 
vout 
71) 
zi 
vi 
(b) 
Figure 6.11 (a) Inverting level detector with hysteresis 
(b) Transfer function for (a) 
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AV 
RPVZI 
1 *R 
p+ 
Rf 
and 
AV 
RPVZ2 
(6.12) 
2' RP+Rf 
The two trip points are then VR+AV, and VR-AV2. Since the circuit has positive 
feedback, the output changes abruptly whenever the trip points are exceeded. The slew 
rate will be limited to the maximum slew rate of the operational amplifier [41]. Once 
the transition between states has taken place, noise will not cause the output to chatter 
between states as long as the noise in the input voltage vin is less than A V1+AV2. 
The positive voltage spike induced during the GTO thyristor turn-off would cause the 
comparator stage output voltage to change state when a DC reference voltage is used, as 
demonstrated in Figure 6.12(a). To overcome this, a reference voltage comprising a DC 
level with a superimposed square wave as shown in Figure 6.12(b) is used. Since the 
duration of the latter must be compatible with any GTO mark/space ratio, the 
back-porch BY control voltage signal for the GTO thyristor and its complement, each 
having a different voltage level controlled by separate amplifiers, are combined by 
means of an OR gate to form the shape of this reference voltage enhancement square wave. 
Because it is actuated by the absence of the BY voltage, it remains high until the GTO 
turns on again. Table 6.3 gives the comparator performance figures obtained. 
6.6.6 The Final Circuit 
Figure 6.13 shows the complete sensor circuit electronics with its power supply 
principally. as that described in sub-section (2.11.2). Capacitor Cb is used to block the 
DC output voltage of the Hall effect device at zero flux density. The adjustable gain 
inverting amplifier IC2, the analogue adders ICs 1 and 4, the monostable IC3 and the 
comparator IC5 stages as described previously. 
Small capacitor CO is used for power supply decoupling in each stage to avoid spurious 
operation from noise. Also the capacitors Cf I, Cf2, Cf3 and C14 are used to compensate the 
effects of the stray capacitance of the wiring, and that of the operational amplifier input 
[40]. stray output capacitance can also cause stability problems [401, hence by adding a 
217 
10 
4) 
bi 
03 
4--a 
> 
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0 
0 Z; 
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u 
49 
(b) Enhanced square wave reference voltage 
Figure 6.12 The voltage transient of the Hall-effect transducer output voltage 
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(a) DC reference voltage 
Peakload 
current to be 
Trip current 
(105 %) of GTO 
peak anode 
Compensated 
inverting 
amplifier 
= 
5.3V (minimum) (equation 6.8 *A VR 15V (maximum) 
RI =470M and Rp =I OW 
protected 
(A) current (A) output voltage (V) 
SVI (equation 6.11) AV2 (equation 6.11) 
Vzj 5.6V (V) VZ2= 5.6V (V) 
10 10.50 
15 15.75 
20 21.00 
25 26.25 
30 31.50 
35 36.75 
40 42.00 
45 47.25 5.0 0.1 0.1 
50 52.50 
60 63.00 
70 73.50 
80 84.00 
90 94.50 
95 99.75 
Table 6.3 Comparator performance data 
small output resistor Rol, R02, R03 and R04 in series with the output, this is isolated. 
R04 is also a limiter to ZD4 and ZD5 branch current. , 
Transistors T1, T2, T3 and T6 together with zener diodes ZDJ, ZD2, ZD3 and ZD6 
respectively, are employed to drop the main DC rail potential to the values required by 
some circuit components. The fast switching transistors T4, T5, T7 and T8 are used for 
voltage signal amplification purposes. Diodes D1 and D2 act as OR gate, and D3 is to clip 
the negative part of the comparator output voltage. 
The sensor final output voltage Vs of about 5V (high-to-low) is then employed to provide 
the over-current protection requirements of the GTO andlor the crowbar thyristor gate 
controls. 
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6.7 Gate Control Requirements for Over-Current Protection 
The normal operation of the GTO gate control circuit shown in Figure 2.18 is as 
described in sub-section 2.10.2. The two methods of over-current protection considered 
are: 
a) Fault current turn-off at the GTO gate by self-protection. 
b)Fault interruption by crowbar and fuse. 
The respective GTO gating requirements for these are incorporated within the circuitry 
of Figure 2.18 to produce the one shown in Figure 6.14. The choice between methods (i) 
and (H) is made using switch S with setting positions Pl, P2 and P3. 
it is worth re-iterating that, during an over-current, the GTO must not be forced to 
switch off a current greater than the specified maximum non-repetitive controllable 
on-State ITCSM value. This implies that adequate time must be allowed for the 
protection system to interrupt the rising fault current, and the normal operating 
current must be well below the ITCSM value if the active gate turn-off is considered. An 
additional inductor in series with the GTO anode is sometimes needed to slow down the 
rate of rise of fault current and hence allow the protection circuit time to operate. 
a) For GTO controlled self-protection. 
Here, PI, P3 are closed and P2 open. Upon detection of a fault current, the sensor 
output voltage pulse is fed to the clear input of the monostable IC2 that produces the GTO 
Bp logic signal, thus inhibiting it and generating the GTO turn-off signal, shown in 
Figure 6.15. All succeeding GTO gate drive control signals are inhibited to prevent any 
unwanted turn-on during the fault period. This is achieved with the aid of a change over 
electromechanical relay REL (Figure 6.14). The drop-out time for this is 
approximately 0.5ms, thus allowing the GTO ample time to complete the self-protection 
before suppression of its control logic signals. 
This suppression is accomplished by using the sensor circuit output signal Vs to generate 
a controlled width voltage pulse by one monostable of IN (Figure 6.14), which is then 
used to provide an excitation voltage to the relay coil resulting in its contact opening, 
thus isolating the main clock pulses by the oscillator IC1 to the other ICs. The resetting 
of the GTO gate control signals to normal operation is obtained by the toggle switch S1 
(Figure 6.14). 
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Figure 6.14 The control logic circuitry 
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A 
An electronic latch may be used in place of the EM relay above, but at the cost of extra 
circuit components. The latch is better suited when high frequency GTO operation 
Is required. 
WRIMOW 
0- 
0- 
0- 
0- 
) 
(5mS/div. ) 
WRýDOW 
(1.18 mS/div. ) 2 
(1) Back-porch Voltage (Logic) Signal (IOV/div. ) 
(2) Tum-Off (Logic) Signal (IOV/div. ) 
Figure 6.15 Gate drive signals when GTO self-protection method 
b) For crowbar and fuse protection . 
In contrast with the self tum-off method, here the GTO back-porch gate drive must be 
maintained during the fault until the crowbar and fuse operation is complete. 
To set the circuitry, switch P2 is closed and PI and P3 are opened (Figure 6.14). Under 
normal operation, the positive going edge of the output voltage signal of the OR gate, 
being the initial ON pulse, generates the BP pulse in IC2. On detection of the 
over-current, the sensor output -(Vs) complement (V, -) is fed to an astable 
multivibrator IC5, generating a train of pulses which lasts for the duration of the fault. 
This is illustrated in Figure 6.16 (c). These pulses are then fed to the OR gate whose 
output triggers the same monostable again with each pulse generating an extra BP signal 
in conjunction with, and having the same duration as, that of the original BP pulse 
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(Figure 6.16 (d)). Therefore the BP of the GTO thyrIstor being protected is sustained 
until well beyond the clearance of the fault. 
(a) 
(b) 
(d) 
(c) 
Fault occurrence 
IT GTO anode current 
Sensor circuit signal 
(complement) 
Oscillator output 
12- --------- n (true-gating mode) 
Total BY pulse 
_B. 
P (original sustained) 
............. ------------- 
L 
I- BY I 
Ic B. P2 ; P_ 
-*- B. Pn 
BY = Original Back-Porch Signal 
B. P1 = Back-Porch Signal Generated by Pulse (1) 
B. P2 = Back-porch Signal Generated by Pulse (2) 
B. Pn = Back-Porch Signal Generated by Pulse (n) 
Figure 6.16 Gate drive requirements for over-current protection by the crowbar and 
fuse method 
Fault current 
errupted by the fuse 
t 
t 
t 
t 
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6.8 Crowbar Thyristor Gate Drive 
The crowbar thyristor drive control signal, the width of wh1ch can be varied between 
lOyS and 200yS, is produced by the circuit shown in Figure 6.17. A high speed 
opto-Isolated IC1 is employed for isolation from the logic circuitry of Figure 6.14. The 
output voltage pulse of the opto-isolator IC1(+3.5V) is then amplified and conditioned 
by the switching transistors TR2 and TR3 (Figure 6.17), before being applied to the 
gate of the power MOSFET TR4 driving it hard-on for the pulse duration. The crowbar 
thyristor current pulse has a value set by R7 and Pt3 to about 15A, the dYdt of which is 
approximately 4A1. uS. 
6.9 Experimental Results 
6.9.1 Test Circuit Details 
Results are obtained from tests on the chopper circuits of Figure 6.18. The GTO 
thyristor employed is Mullard type BTV59 1000R, rated at 15A average, 1KV repetitive 
peak off-state voltage, and capable of interrupting currents up to 50A. The device 
ITCSM, ITSM and 12t ratings are respectively 80A, 125A and 50 A2S. Table 6.4 below 
provides some of the measured GTO performance data at normal load (R., 3S2 and 
LI=1001M), with Figure 6.19 showing some characteristics. 
Repetitive on-state current IT (A) 25 50 
Peak negative gate current (A) 9.25 12.5 
Approximate negative gate current d'G /dt (A/uS) 25 25 
Peak snubber current (A) 23 46 
Supply voltage (Ed )M 78 153 
Supply RMS current (A) 9.7 19.4 
Storage time (t ,) (PS) 0.63 0.86 
Fall time (t f) (PS) 0.12 0.25 
Overshoot time (t 0s) 01S) 4.5 4.5 
Table 6.4 GTO thyristor test data 
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(a) Over-current self-protection for the GTO thyristor 
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F 
GTO 
Cs 
Df 
S 
Fuse 
Ed 
R (Load) L, 
Crowbar 
Thyristor 
+ Thyristor GTO 
Drive Circuit Drive Circuit 
Logic Circuit Sensor Circuit 
C 
IF' Hall Effect Trmsducer 
(b) Over-CUrrent protection for the GTO thyristor by fuse and crowbar thyristor 
Figure 6.18 Test circuits arrangement 
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D. s 
GTO 
R 
(1) 
0 
(2) 
(1) A-K Voltage (10OV/div. ) 
(2) Gate Current (4A/div. ) 
Time Scale: 1 pS/div. 
Figure 6.19 Characteristics of the BTV59 MOOR type GTO 
The circuit was operated with the following conditions; unless stated otherwise; 
a) The power circuit 
supply voltage (Ed) =100V 
Operating frequency (f) = 100 Hz 
GTO duty cycle (3) = 15% 
Snubber capacitor (Cs) = 0.5, uF (nominal) 
Snubber resistance (Rs) 
load inductance (Ld 
load resistance (R) 
-M (nominal) 
100pH (nominal) 
3D (nominal) 
b) GTO gate drive 
Initial on current pulse (10P) 1-5A rising at 2.5A1jtS with 13, aS duration 
Back-porch current (BP) 0.6A 
Negative tum-off voltage pulse 1 IV (13 V under self protect condition) 
Negative gate current dtldt 25AIltS (30AIyS under self protect condition) 
Negative bias voltage (NB) =4V 
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The total propagation delaysof the electronic circuitries are as follow. 
Logic (control signals) circuit delay (ti) - 0.4gS (measured). 
Sensor circuit uncompensated delay - 5.5, uS (estimated). 
Sensor circuit effective compensated delay (tse) - 0.8yS (measured, Figure 6.20 
(c)). 
Crowbar thyristor gate drive circuit delay Nd = 0.84. uS (measured, Figure 6.20 
(a)) . 
GTO gate drive circuit delay (td) - l. OpS (measured, Figure 6.20 
(b)) - 
The snubber current rise denotes the GTO turn-off in Figures 6.20(b) and 6.10. 
The experimental measurements are performed with the protection set for peak load 
current of 30A (Table 6.3). The fault is introduced by shorting the load by the 
mechanical switch S shown in Figure 6.18. 
I At=t 
0 
m 
0 
(1) Crowbar thyristor Gate Current Pulse (10A/div. ) 
(2) Sensor Circuit Output Voltage (5V/div. ) 
Time Scale: 2 PS/div. 
(a) Crowbar thyristor gate drive circuit propagation delay 
Figure 6.20 Electronic circuit propagation delay 
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30A 
t,,,. = 0.8pS 
(1) GTO Branch Current (20A/div. ) 
(2) GTO Snubber Current (20A/div. ) 
(3) Sensor Circuit Voltage Signal (5VIdiv. ) 
Time Scale: I pS/div. 
(b) Sensor circuit propagation delay (effective) 
Figure 6.20 Electronic circuit propagation delay 
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At=t . 4 
0 
0 
(1) Tum-Off Logic Signal (5V/div. ) 
(2) GTO Negative Gate Current (5A/div. ) 
Time Scale: 0.5pS/div. 
(c) GTO thyristor gate drive circuit propagation delay 
Figure 6.20 Electronic circuit propagation delay 
6.9.2 GTO Self-Protection Performance 
Figure 6.21 shows the observed waveforms when the GTO is switched into a 
short-circuit (case 1) and when one is applied across the load during load current flow 
, case 
2). In both cases, the fault current initially rises at about ZMyS (Figure 
6.21(b) and (d), trace 1) from a 95 V supply. The stray circuit inductance of 1311H 
adequately limiting the dildt. 
The fault current is detected at 31.5A for either case and the GTO, after a total delay of 
approximately 3-8jiS and 3.1, uS respectively (Figure 6.21 (b) and (d), trace 1), turns r-1- 
off and clears peak fault currents of about 58A and 52A respectively. 
The tripping delay components are those in the current sensor circuit (tsd, the logic 
circuit (td, the gate drive circuit (td) and the GTO tum-off time (ts+td. These add to 
3.5yS and 3.3yS respectively for cases 1 and 2, with the GTO turn-off times being 
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0 
(a) GTO turn-on into a sbort-circuit 
Load Current (20A/div. ) 
Time Scale: -5mS/div. 
tota ~- 3.8pS 
30A 
C 
C 
r 
(1) GTO Branch Current (20AIdiv. ) 
(2) Snubber Current (20A/div. ) 
Time Scale: 2 PS/div. 
Figure 6.21 Over-current self-protection for the GTO thyristor 
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(b) GTO turn-on into a short-circuit 
0 
(c) Short circuit applied with the GTO conducting full load cur-rent 
Load Current (20A/div. ) 
Time Scale: 5mS/div. 
twta -- 3.1 VS 
30A 
0 
0 
(d) Short circuit applied with the GTO conducting full load current 
(1) GTO Branch Current (20A/div. ) 
(2) Snubber Current (20A/div. ) 
Time Scale: 2 P/div. 
Figure 6.21 Over-current self-protection for the GTO thyristor 
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1.3, uS (estimated) and about 1.1juS (Table 6.4). Thus, their measured total values 
compare satisfactorily with the summed component values. 
A further important feature is that of attempting to turn-off a GTO before Its turn-on Is 
complete. The device develops localised heating due to the high current densities in the 
cathode islands when turning off very soon after turn-on. Hence, with self-protection, 
consideration must be given to the above. The problem is helped by applying a very high 
initial turn-on gate current pulse with a fast dYdt, thus ensuring rapid turn-on of the 
cathode regions. Also, if the GTO turns off before the snubber capacitor is fully 
discharged by the turn-on process, a possible dangerous condition occurs due to 
excessive dvldt following turn-off (see sub-section 2.6.2 ft)). 
6.9.3 Crowbar and Fuse Protection Performance 
The crowbar thyristor employed is rated at 40A average and 60OV, with peak 
non-repetitive on-state surge current of 600A and a 12t rating of 1750A2s. Figure 
6.22, trace 3, shows the current pulse produced with a shorted gate drive circuit 
output. It has a 15A magnitude for 40yS duration. When driving the crowbar thyristor, 
the gate current is limited by the gate impedance to about 0.5A. 
The RMS current of the supply when the GTO is conducting a peak load current of 30A for 
Ims at 10OHz is about 9.1A. A 10A RMS, 1KV and 65A2S semiconductor fuse is 
employed (Figure 6.18(b)), which has the fastest interruption time that can be 
considered. The fault current path stray inductance is of a value as indicated in the 
previous sub-section. 
With the protection set for 30A peak load current, a short circuit is applied across the 
load. Figure 6.23 (a) and (b), shows respectively the behaviour of the GTO for cases 
(1) and (2). The fault current, having a dildt of 7.6AI. US, is again detected at 31.5A for 
each case, and after a total delay of about 28pS and 25yS for respectively cases (1) and 
(2), the GTO fault current is interrupted by the fuse with peak values of about 70A 
and 60A (traces 2 and 3). The latter is lower due to the fuse element carrying full load 
current prior to the over-current and is therefore quite hot initially. However, Figure 
6.23 (a) and (b), trace 2, also shows that the electronic circuit delay time (td, which 
comprises the components tse, tj and tcr, and the crowbar thyristor turn-on time (tto), 
approximate to a total of 2.3yS for both cases. Addition of the separate components gives 
2.6. uS which correlates lavourably with the observed value. 
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0 
0 
0 
(1) GTO Branch Current (20A/div. ) 
(2) Comparator (Sensor) Output Voltage (5V/div. ) 
(3) Crowbar Thyristor Gate Current Pulse (10A/diV. ) 
Time Scale: 50 pS/div. 
Figure 6.22 Crowbar thyristor gate drive waveform 
The crowbar current path comprises a stray impedance of 0.05f2 and 5.5yH giving, 
with a 95V supply, a dildt of about 17AIuS, and the crowbar current reaches 410A and 
360A for cases (1) and (2) respectively, Figure 6.23 (a) and (b), trace 3. 
6.10 Conclusions 
Detection circuit design and methods of over-current protection have been described, 
and test results provided. Circuit requirements for active fast controlled GTO 
self-protection. are recorded and indicate that in most applications, the small power 
circuit inductance is enough to permit over-current protection by gate turn-off. 
The GTO self-protection method allows reset following a fault interruption, and is 
particularly appropriate to very short transients because of its much faster response. 
Fuse protection alone is not usually possible, although with a fast turn-on crowbar 
thyristor it provides adequate, over-current protection, but Is slow both In operation 
and 'reset, Le. fuse changing. 
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0 
0 
0 
0 
C 
(1) Crowbar Thyristor Gate Current 
Pulse* (0.5A/div. ) 
(2) GTO Anode Current 
(SOA/div. ) 
(3) Crowbar Thyristor Current 
(20OA/div. ) 
(4) Fuse (Supply) Current 
(20OA/div. ) 
(5) Fuse Voltage 
(10OV/div. ) 
Time Scale: 2OpS/div. 
0 
C 
(a) GTO turn-on into a short circuit 
Figure 6.23 Over-current protection for the GTO thyristor by the crowbar and fuse 
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30A 
C 
301 
1 
(1) Crowbar Thyristor Gate Current 
Pulse (0.5A/div. ) 
(2) GTO Anode Current 
(50A/div. ) 
(3) Crowbar lbyristor Current 
(20OA/div. ) 
Time Scale: 20 IiS/div. 
(b) Short circuit applied with the GTO conducting M load current 
0 
Figure 6.23 Over-current protection for'the GTO thuristor by the crowbar and fuse . 
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CHAPTER 7 
CONCLUSIONS 
7.1 Summary of Work Covered 
The work covered by this thesis is: 
a) An appraisal of the GTO thyristor as a power switching device compared with 
others; 
b)A description of the physical operation and working characteristics of the GTO 
thyristor, supported by experimental results; 
c) Consideration of the GTO gate drive requirements leading to the design and 
construction of a suitable gate drive circuitry; 
d) Consideration of over-voltage protection and snubbing, and the influence of circuit 
stray inductances in generating over-voltages across the GTO In DC chopper 
circuits; 
e The work in (d) is extended to the H-bridge inverter with consideration being 
given to the various possible GTO switching patterns, with transients at GTO 
turn-on and off being defined; 
f All circuit switching behaviour has been analysed by numerical techniques and the 
simple DC chopper also by the Laplace transform technique. The relevant 
waveforms have been computed and compared with experimental results obtained 
from. specially designed and constructed laboratoiy circuits; 
g) Methods for GTO over-current protection have been considered and two methods of 
active protection developed to working systems, and results from them quoted 
7.2 Concluding Comments 
The investigation has shown that the GTO thyristor can be used as a reliable switching 
device at high powers as a better alternative to the conventional thyristor or power 
transistor providing it is operated within its defined limits. During experimentation, 
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some devices were lost from causes which can be explained, such as attempting to turn 
off excessive current, tum-off failure due to excessive dv/dt and control circuit 
interference from another laboratory user. 
Despite such problems, the laboratory designs and experimentation were successful and 
so were the circuit analysis techniques. The Laplace method was found to be satisfactory 
for the simpler circuit configuration of the DC chopper, but became far too complex for 
use with the inverter. The Runge-Kutta numerical method proved most satisfactory for 
all circuits. However, prior knowledge of the GTO and diode terminal characteristics is 
necessary, especially at turn-off, and realistic values for the stray inductances are 
needed. Overall, the experimental results correlate very well with the computed ones. 
The practical effects of switching time mismatch and diode reverse recovery were 
included, and valuable conclusions drawn regarding the resulting increased currents 
which some devices are then called upon to switch. This may lead to dangerous operating 
conditions if they are not anticipated. 
The over-current protection requirements of the GTO, and its gate drive are considered. 
Possible methods for the device protection are described, and active electronic 
approaches are satisfactorily utilised. The design and performance of a fast 
over-current detection circuit for use with these active methods is successful. 
The important features regarding the effect of stray inductances and over-current 
protection are: 
a) All stray inductances contribute to the voltage overshoots across those GTOs which 
are switching and on this basis should be minimised. In practice, the value of the 
stray source inductance will normally be considerably greater than those within 
the power circuit. The importance of the strays has direct relevance to the circuit 
layout, although this cannot be considered in isolation. Other constraints apply; 
for example, available space and its shape, cooling measures, mechanical 
considerations of strength, shock and vibration withstand. 
b The stray inductances within the branches of the bridge can usefully limit the 
shoot-through current dildt at GTO turn-on when picking up current from the 
feedbacklfreewheeling diode, during its reverse recovery, above or below It as 
appropriate. - These inductances can be enhanced by suitable device layout. If 
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inadequate for this, they are supplemented by an added wound inductor per branch 
having its own parallel freewheeling diode to avoid sIgnificantly worsening the 
overshoot problem. 
C Switching a single GTO on or off results in a rise or fall in DC supply current and 
an induced EMF across the source inductance which depresses or lifts the bridge DC 
rail potential. This effectively results in cross-coupled switching transients from 
one device to others in the bridge which are Iq a quiescent blocking state within the 
bridge 
d) The effects of (c) can be serious with turn-on and turn-off mismatch between a 
diagonal pair of switching GTOs. With the former, the shoot-through and feedback 
diode reverse recovery conditions for the late turn-on device become more severe; 
with the latter, the late turn-off GTO must interrupt Increased current. 
Allowances must be made in the device ratings. 
e The importance of minimising especially the DC source inductance by using an 
input capacitor with low self-inductance is apparent. The techniques of positioning 
the capacitor close to the bridge, the use of short rectangular cross-section 
connectors, and paralleling capacitors to reduce the overall Internal inductance 
should be used 
f Minimisation of the stray inductances counteracts their beneficial effects In 
limiting a rising current dildt, under the short-circuit fault condition. As with 
(b), the addition of series inductor with a freewheeling diode may be needed. 
g) Conventional thyristors can be protected by fuse. GTOs can be turned off by gate 
turn-off signals generated after very fast detection of a rising fault current. A 
combination of crowbar and fuse is also adequate, although slower, and fuse 
replacement is necessaiy. The GTO self-protection method is much favoured due to 
its fast response and effectiveness. 
7.3 Suggestions for Further Work 
During the course of the present research, several areas of interest have arisen for 
further work. These are: 
a) Incorporating a GTO thyristor model Into the computer programmes: 
The computer modelling of the GTO by active and passive components may be assessed 
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The two-transistor model of the device may prove to be a useful approach. This is then 
utillsed in the programmes for the numerical analysis of the systems. 
b)A further stage In the development of the work: 
To extend the investigation on the effects of the stray inductances during GTO switching to 
the 3-phase bridge inverter with relation to both quasl-square and PWM control. The 
principles, however, are covered in this thesis. 
c) Losses or regenerative snubber circuits: 
The losses of the polarlsed RCD snubber network during GTO switching may be greatly 
reduced by employing non-dissipative snubber circuits. Here the trapped stored 
snubber energy is either returned to the DC supply or fed into the load. The disadvantage 
of such techniques is the increased component count, some of which may be active, 
increased complexity and reduced reliability. 
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APPENDIX I 
Analysis of Chopper GTO Turn-Off with Resistive Load 
During overshoot time (tos) 
Using the Laplace operational circuit of Figure 3.4(b), shown in Figure 1.1, where L 
(effective inductance) = (Ld +L1+ Ls ) 
R 
Ed 
s 
(t 
1 
CSS 
Co t V- s 
Figure 1.1 Laplace operational circuit during the overshoot time t Os 
1 Co (1.1) is(s) (sL +R+ss+ Li 
s 
The inverse Laplace transform gives 
I 
is =e 
-bt sin cot +Ise -bt COS (0t _10Le 
-bt sin cot coL co 
where Is = is(t) (similar adaptation is used in all analysis) 
LIS 
Ls *- 
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b=a , co 
2=1-b 
2L LC 
This gives 
i=e -bt (I COS Wt + rEd - 
Vco 
-I 
L] sin cot) SL (oL S co 
12 d 
-Vco bf -btCOS (ot 
s+ ýE La- 
Is ;e- 
Therefore 
2 bt 
is= is 
ý1+ 
tan (X e' . cos (o)t - cc) 
where 
tan a=-Ed 
-Vco b 
I (oL co 
The capacitor voltage is given by. - 
v 
c 
dt +K (constant of integration) 
Constant K is obtained by using the conditions vc = VcO when t=0, giving finally 
L0+ an 
2 
-bt v a) [e sin (cot -a-p)+ sin (a+p)] +V cSC co 
S 
where 
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tan 0=b 
co 
The peak capacitor voltage on overshoot is given when t- tos . Therefore 
L (1 + tan 
2 
a) - 
btos 
ýl 
L-(L- 
ý [e si n (cd -cc- 0) +sin (a+p)]+ V pk S os co 
Vpk occurs when 1. = 0, then 
Cos (O)t - a) =0, or (t)t = Z- Os Os 
Alternatively, using energy consideration: 
final stored energy = initial stored energy + energy supplied - energy lost 
. 
LC V2 = (IL12 + _LC V2 )+2EIt_ 
112 
Rt 
2s pk 2s2s cO IC ds os 2s OS 
using the assumption that wtos = x12 or very nearly. 
b) During undershoot time (tus) 
If it is assumed that the capacitor discharge through the source is overdamped due to Rs , 
and that A V1 (Figure 3.3) is vety small, Irp and the stray inductance can be Ignored. 
From Figure L1 with added snubber resistance Rs , Vco replaced by Vpk and the loop 
current reversed for capacitor discharge, 
1V 
nk 
Ed 
is (s) (R 
T+Css 
s 
(1.9) 
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where RT =R+ Rs , and the inverse Laplace transform gives 
(V 
pk 
Ed 
RT 
where -r is the discharge time constant - RTCs . 
The decaying capacitor voltage is 
VC=1fiS dt +K (constant of integration) C 
S 
giving, when Vc w Vpk at t= 0, 
(V 
pk 
Ed)e+ 
The GTO thyristor voltage is 
v 
GTO vcisRs 
Then 
-t 
GTO "2 
R (V 
iDk 
Eder+Ed* 
RT 
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APPENDIX 11 
Analysis of Chopper GTO Turn-Off with Inductive Load 
a) During the overshoot time (tos) 
The equivalent circuit of Figure 3.8(b) can be drawn alternatively, as in Figure 10(a), 
and its Laplace operational circuit is given in Figure fl. 1 (b). 
................................... 
Ed 
(a) 
L s=(Ld+L, +Ls+Lf)s 
if 
Ed 
s 
if Lf 
.......... * ....... ........................ 
L d 
'T 
s 
cs 
.................................................. .......................... 
(b) 
1 
CSS 
Ed 
s 
IT 
CSS2 
Figure 11.1 Equivalent circuits during the overshoot period at GTO turn-off 
in chopper with inductive load 
250 
Consider the circuits in Figure //. 1, and neglect any GTO decaying tall current. The load 
current (and initial snubber current) is IT and the high load inductance maintains this 
constant during tos as load current is diverted into the freewheeling diode, thereby 
acting as a current generator. The Laplace operational circuit represents this by the 
transform of a capacitor voltage rising linearly with time. Since IT is constant, there is 
no (Ld +L1+ Ls ) term containing IT. The adopted loop current if rises and cancels IT 
in the GTO snubber, thereby diverting this current into the freewheeling path. 
i (s) (Ls +1)= 
Ed 
_ 
Ed 
+ 
IT 
fCssssCs2 
s 
where the effective inductance L= Ld + Ll + Ls + Lf 
IT 
(S) =- f LC 
s S(s 
2+ 
(02) 
and 
CO 2= 
1 
LC 
S 
Using partial fractions gives 
T (. L 
OLC 2+ 
co 2 
The inverse Laplace transform gives 
if =IT (i - Cos (0t) 
(11.4) 
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AlL, 
The forward charging current through Cs is 
is=IT-if 
(11.5) 
=I Cos cot 
The overshoot time concludes when i. =0 and the capacitor voltage reaches its peak. 
Then 
(j) t= 11 os 
and 
os 
The peak capacitor voltage is 
7r 
2co 
fi dt +E pk Cs 
so 
=ITJ 
Ls E 
Alternatively, using energy consideration: 
final stored energy = initial stored energy + energy supplied - energy lost 
(11.7) 
The total energy lost in the load during current transfer from (Ld + Ll + LS) to Lf is 
best obtained using the voltage induced across Lf which is the same as that across the load 
(R + LI). The load current IT is constant. 
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t 
OS 
IT 
Energy lost =f ei dt =ITf edt= I Tf 
L di =12L fTf 
00 
Energy supplied = 
tos 
Ei dt = 
2- EIt (11.9) 
fd 
7C dT os 
0 
Therefore 
1cv2+112+1 
LI 2= (IL 12+ j-c Eý. ) + -g-E 1t12L+1 LI 
2 (11.10) 
ýs pk 2 
Lf 
T2T2 TT 2sd Ir dT os 
-Tf2T 
where LTýLd+Lj +L3, 
therefore 
1C V2 -L(L - 3L)l 
2+1C ý2 
+ -g-E 1t 
(11.11) 
2s Pk 2TfT2sd Ir dT os 
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APPENDIX III 
Analysis of H-Bridge GTOs Turn-On from Zero Initial Load Current 
As GTOs A1 and A2 switch on, the high load inductance causes the load current to rise 
slowly, reaching only a low value by the time BI and B2 snubber capacitors are fully 
charged. Hence it is neglected for simplicity. 
From Figure 4.1, let L, = Ls + Lai + Lbl and 
L2 = Ld3 + Ls + Lb2 + La2 + Ld4 - 
Using Laplace transform analysis, with the equivalent circuit shown in Figure ///. 1, 
(losses neglected). 
LdS Ld E'cbl (0) + 'cb2(0)1 
Ed 
s 
............. bo ........... 
cbl 
L2 
L2 'cb2(o) 
................... 
--------- ---- 
------------ 
s 
L, 'cbl(o) 
CSS 
Ed 
st 
-ý-s ' cb2 
(S) 
i 
----------- 4- 
Figure I 11.1 Laplace equivalent circuit 
1 
CSS 
Ed 
2s 
The loop currents icb, and 62 are rising. By Kirchhoffs voltage law; and icb 1 (0) "' 
icb2(O) ý 0« 
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For Icb 1 loop and using 1cb 1 and icb2 instead Of icb 1 (s) and 62(s) respectively: 
E dL+ Lls i+ cbl 
dS C 
s cbl 
+ 
cb2) cbl Cs 
s 
FOr Icb2 loop and using icb, and icb2 instead Of 61(s) and 62(s) respectively: 
Ed 
cb2 L+I+LsI+ 
s dS 
Ccbl *cb2 
2 cb2 Cs 
s 
Subtract (1/0) from (111.2) therefore, 
- 
(L 
2ss2+ 
1) 
- 
cbl (L C2 cb2 
Substitute (111.3) in (111.2) gives, 
2- EdL3csi 
cb2 [s 4 
2 (L css2+ 
s2+11 
L2CL2C2 
3s3s 
where 
L2 =L L +L L +L L 31d2d12 
and 
L4 `ý 2Ld +L1+ L2 
Hence 
2- EdL3csi 
cb2 . [(S2 + Co 
2)(S2 + Co 2)] 
(L 
1css2+ 
1) 12 
(111.1) 
(111.2) 
(111.3) 
(111.4) 
(111.5) 
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where 
L 
32 
IL ý 
47 
2L 2G 
3-s 
and 
- 4L 
2 
----I 
coý 
+ '% 
L4 
3 
2 
2L 2c 
3-s 
are the angular frequencies in radlsec. 
Rearrange (111.5) and by Partial Fractions: 
E 
d As +B Ds+ E 1 
cb2 2L 2cL (S 2+ Co 2) 
+ 
(S2+(02) 
1 
3s2 
where 
LCJ+1LC cJ - A=-D=OsB=- 1s1 -andE= 1s2 «02 -Co 2) (Co 2_ Co 2) 11 
Thus 
(111.6) 
Ed (I - (t)ýL C co 1- co22L 1C2 
Lss cbl 22 
-- 
(0 + (02 (S2 + co 2) 2FL42 (s I) L3 2 
where 
2 4L3 
2) 
L3 
1L2c 
3s 
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The inverse transform gives 
(1 - (o2l L, ý) (1 _ (02 LC Ed 
sin co t21 S) sin (o t] 
OIL8) 
cb2 
21 L4 4 L32 
(01 1 (02 2 
similarly 
E o)21L 2CS) 
(I - co22L 2ý) 
c bl 
d2 
(0 -sin (olt - co 
sin (p 2t 
21/Lý 
ý4L3 
12 
The voltage across B1 snubber capacitor is given by 
v 
cbl -1- 
f 
icb, dt +K (constant) C 
S 
Ed (0)2 LC- 1) (W 2LC- 1) 
v12S1 %0 %If 
22s- 
cos o) t] +K cbl 2122 22 (0 CO 2C - -4 -12 S 
L4 L3 
When t=0, 
vEd 
cbl 2 
givIng 
K=Ed 
and 
E (0)2 LC- 1) ((A C- 1) 
vdL -1-. 
2s Cos (0 t-22s cos - tj +E cbl 2122d 
2CVC- 4L 
2 (01 0) 2 
s43 
Simllarly 
(111.11) 
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Ed (o)2, L, C 
s- 
1) ((o22 L, Cs -1) 
v 
cb2 
= 
02 
- Cos (o 1t 
0)2 
Cos (02t' +Ed 
2C 1 sJL4 
7L- 
2 
C3 
(111.12) 
Vcb 1 (or Vcb2) will approach its peak value as icb I (or icb2) falls to zero, therefore 
from equations (11h8) and (IIL9), 
(1 -o), L, Cs) sin (olt,,, 
(1), 
2LC) 0)2 
1S 
sin (o 2 tosl (02 
= (111.13) 
and 
12 S) si n (o ltOS2 W, 
co22L A) 
sin co 2tDS2 (o 
2 
= (111.14) 
where tosi The overshoot (total oscillation) time for vcbl- 
tW The overshoot (total oscillation) time for vcb2- 
Equations (111.13) and (111.14) are solved for the overshoot times by Newton's iteration 
method, and by substituting these values in equations (///. 11) and (1/1.12), for any 
values of L I, L2, Cs, o) I aýd w2, the peak Vcb I or Vcb2 value will be limited to 312Ed. 
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APPENDIX IV 
Analysis of GTO Turn-Off Gain 
Referring to Figure 2.1, the GTO thyristor will turn-off when 
Ccpnp 'A + 'G ""' (1 - Ccnpn) IG 
where 
lK - 'A 
Substitude IV. 2 in IV. 1 and rearrange, results 
Ccpnp IA - 'A "" - Ccnpn 'K 
Adding (anpn 1A) to both sides, therefore 
'G 
'A (anpn + Ccpnp 
(IVA) 
(a 
npn 
) 
Equation IVA provides the condition for the minimum negative gate current required to 
turn-off the GTO thyristor, hence the turn-off gain; 
'T 
npn 
G 
(a 
npn p np 
(I V. 5) 
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APPENDIX V 
Current and Voltage Ratings of the Snubber Diode (Ds) 
RMS current rating 
Referring to Figure 2.10, the decaying snubber current Is may be considered to have the 
rough shape of first quarter of a cosine wave. Hence 
v2w 
DRMS 12 Cos 
2 
(ot dt 
T 
fs 
0 
D 
where IRMS = snubber diode RMS current A 
Is = peak snubber current (approximately 0.9 IT) 
T= period of operation 
w= frequency of oscillation = (11LC S) 
112 
Cs = snubber capacitance 
L= path stray inductance 
Since cos2o)t = 112 (1 + cos 2cot); therefore 
s 
7c 
D RMS 2% 
F-7 
(V. 2) 
b) Voltage rating 
Referring to Figure 2.19, with Figure V. 1 showes the Laplace operational circuit during 
the snubber reverse recovery time Irr (neglecting losses), where L is the effective path 
stray inductance and Cs is the snubber capacitance 
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Ls 
Ed 
s 
1 
CSS 
v 
pk 
s 
Figure V1 Laplace operational circuit during snubber diode reverse 
recovery time t rr 
ir (s) Ls +1 (V pk - 
Ed (VZ) 
Cs 
s 
The inverse Laplace transform gives 
c 
ir= (V 
pk - 
Ed) S sin cot (V. 4) 
FýL 
The peak reverse recovery current Irp is when t= trr; therefore 
cS 
ir= (V 
pk - 
Ed)* 
FýL 
sin o)t 
rr 
(V. 5) 
p 
The capacitor voltage fall AV, (Figure 2.14) during trr is given by 
t 
rr 
AV 
1ir dt 
(V. 6) 
cSf 
0 
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giving 
AV, = (Vpk - Ed) (1 - COS Otrd (V. 7) 
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APPENDIX VI 
List of Components 
a) For Figure 2.18 
IC1 = 4047B 
IC2, IC3 = 74LS123 
RI = 3-3K 
R2= 1K 
R3 = IOK 
R4 = 1.5K 
R5 = 100K 
Ptl, Pt3 = 47K 
R2 = 5K 
Pt4 =1 OK 
CO = 0.1pF 
Cl = 0.22pF 
C2 = 0.01, uF 
C3 = 0.47pF 
C4 = 0.047pF 
C5 = 0.68, gF 
b) For Figure 2.20 
/Cl, IC2 = 6N136 
TR I, TR2, TR3, TR14 = ZTX451 
TR4, TR5, TR6, TR7, TR 15, TR 16, TR 17, TR 18 = ZTX314 
TR8, TR9, TRI9, TR20 ZTX551 
TRIO - IRF530 
TRII, TRI2, TR13 = IRF141 
DI, D2, D3, D4, D5, D6, D7, D8 = IN914 
D9 = BYV, 29-50 
DIO = SYw_To - 5o 
ZD 1, ZD2 = 5.6 V 
ZD3, ZD7 = 7.5V 
ZD4 = 12V 
ZD5, ZD6 = 10V 
R 1, R23 - 1.5K 
R2, R3, R24, R25 = 3300 
R4, R5, R26, R27 = 2200 
R6, R9, Rjo, RIB, R19, R28, R33, R34, R38, R39 = IK 
R7, R15, R29, R30 = 4.7K 
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R, y, R12, R16, R20, R31, R3.5, R36, R40 ý 1-2K 
R13, R14, R21, R41 ý 1000 
R11, R17, R32, R37ý 10K 
RG ' 0-50 
PH, Pt2, Pt3, Pt4 = 4.7K 
Co, C5 - 0. lßF 
Cl, C2, C3, C4 m 100, uF 
For Figure 4.4 
IC1 - 4047B 
IC2, IC3, IC4, IC5, IC6, IC7, IC8, IC9 = 74LS123 
XR1, XR2 = 4070B 
RO = 3.3K 
Rl = 1K 
R2 = 5.6K 
PtO 1 Ok 
Pt 1 5k 
Pt2 47k 
Pt3 1 00k 
CO = OAPF 
Cl - 0.01pF 
C2 = 0.47pF 
C3 = 0.047pF 
d) For Figure 6.13 
IC1, IC2, IC4, IC5 = LF354 
IC3 = 74LS123 
TR 1, TR3, TR6 = ZTX451 
TR2 - ZTX551 
TR4, TR5; TR7, TR8 = ZTX314 
D1, D2, D3 - IN914 
ZD1, ZD6 - 10V 
ZD2 - 3XV 
ZD3, ZD4, ZD5 - 5XV 
RI = 1-5K 
R2, R21 = 6800 
R3, R4, R7, Rjo, R14, R15, R17, R19, R23, R24, R25, R29, R30 ý 10K 
R5, R6, Rg, R13, R20 - 2.2K 
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R8 - 4.7K 
Rl 1, R12, R16, R27, R28 = IK 
Rfl, Rf3 - 10K 
Rf4 - 470K 
Rol, R02, R03 ý 1000 
R04 = 1K 
Pt 1, Pt2, Pt5, Pt7, Pt8 = 4.7K 
Pt3 =4 7K 
Pt4 =1 OOK 
Pt6 = 1K 
Cjg = 13.6pF 
Co, Ca - 0.1PF 
Cl, C2, C3, C4 = 100pF 
C5, C6 ý 1nF 
C7ý 0.01, uF 
Cfl, Cf2, C13, Cf4 = 10pF 
e) For Figure 6.14 
IC1, IC5 = 4047B 
IC2, IC3, IC4 - 74LS123 
TR 1, TR2 = 2TX314 
LED = 7-/L Z 2- 0 
OR= SN7*32N 
REL- RSL6 
RI, R13 = 3.3K 
R2, R7, R8, Rg = 1K 
R3 = 10K 
R4 4ý1 1.5K 
R5, R6 ý* 100K 
RIO= 560D 
R 11 = 1500 
R 12 = 4.7K 
PH, Pt3 = 47K 
R2 = SK 
pt4, Pt7, Ptc =1 OK 
Co, Cc - 0.1pF 
C, = 0.22pF 
C2, C6, C7ý 0.01pF 
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. uF 
03 ' 0.47ý 
04 ' 0.047. uF 
05 - 0.68pF 
f) For Figure 6.17 
IC1 - 6NI37 
TR1 = ZTX451 
TRZ TR3 = ZTX314 
TR4 = IRF520 
Dl = IN4005 
ZDI = 6.2V 
ZD2 = IOV 
ZD3 = 20V 
Ro = 150D 
R 1, R2 = 430X2 
R4 = 4.7K 
R5 = 10K 
R6, Rg, R. 9 = 100.0 
R7 = 0-5D 
PH = IK 
Pt2 = IOK, 
PO = 1000 
Co, C3 - 0.1, aF 
Cl = 100pF 
C2 ý1 00pF 
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APPENDIX VII 
Definition of Stray Inductances 
a) For Figure 4.10 (b), (d) and (f) 
Ll = -LT*(LT*Ld 2-LT*LT3*LT4-2*Ld*LTl *LT2+LT22>LT4+LT 12 *L T3) 
L2 ý -LT*(LT*Ld-LT*LT3-Ld*LT2+LT1*LT3+LT22-LT1*LT2) 
L3 m -LT*(Ld*LT2-LT1*LT3) 
L4 = LT*(LT*LT3-LT22) 
L5 ý -LT*(LT*Ld-LT1 *LT2) 
L6 - -LT*(LT*Ld-LT*LT4-Ld*LT1+LT2*LT4-LT1*LT2+LT1 2) 
L7ý -LT*(Ld*LT1-LT2*LT4) 
Lig = -LT*(LT*Ld-LT1*LT2) 
L5 = -LT*(LT*L4-LT1 2) 
Llo = -L72*(LT*Ld, 
2-LT*LT3*LT4-2*Ld*LT1*LT2+LT22*LT4+LT 12 *L T3) 
Lll = -LT2*(Ld 
2-Ld*LT2-Ld*LT1+LT3*LT4-LT2*LT4+LT1 *LT3) 
L12 ý -LT2*(Ld 
2-LT3*LT4) 
L 13 = -LT2*(Ld*LT2-LTl"LT3) 
L14 = -LT2*(Ld*LT1-LT2*LT4) 
Where: 
LT = Ld+La j+L I+La2+Ld4 
LTI = Ld+Lal 
LT2 = Ld+La2+Ld4 
LT3 = Ld+Ld3+LS+Lb2+La2+Ld4 
LT4= Ld+Lal+LS+Lbl 
b) For Figure 4.12 (b), (d), (f) and (h) 
Ll = Ld*LL1-Ld*LL3-LT1*LL1+LT1*LL3 
L2 = LL*LL3-LL1*LL2 
L3 -(Ld*LL3-LT3*LL1) 
L4 LT1 *LL3-LT3*LL 1 
L5 -LL3*(Ld-LT1) 
L6 -LL 1 *(Ld-LT1) 
L7 -(Ld*LL2-LT1 *LL2-Ld*LL+LTl *LL) 
Lig - -(Ld*LL2-LT3*LL) 
Lg = -LL2*(Ld-LT1) 
Llo -LL*(Ld-LT1) 
Lll LT1*LL2-LT3*LL 
L12 -(Ld*LL*LL3-LTl"LL*LL3-Ld*LL1*LL2+LT1*LL1*LL2) 
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L13 -(Ld*LT2*LL3-LT1*LL*LL3+Ld*LT4*LL2-LTI*LT4*LL2-Ld*LT2*LL1+LT1 
*LT2*LLl-Ld*LT4*LL+LTl *LT4*LL) 
L 14 -(LL *LL3+Ld*L T2 *LL3-LL 1 *LL2+ Ld*L T4 *LL2-L T2 *L Tq *LL 1 -L T3 *L T4 *LL) 
L15 -(Ld*LT2*LL3-LT1*LT2*LL3+Ld*LT4*LL2-LT1*LT4*LL2) 
L16 '(Ld*LT2*LL1-LT1*LT2*LL1+Ld*LT4*LL-LT1*LT4*LL) 
L17 LL*LL3+LTI*LT2*LL3-LLI*LL2+LT1*LT4*LL2-LT2*LTI*LL1-LT3*LT4*LL 
LIB - LLL3*LLL-LLL2*LLL1 
L19 - LLT*(LLL3-LLL1) 
L20 - LLT3*LLL1-LLL3*LLT1 
L21 - LLL I *LLT 
L22 - LLL3*LLT 
L23 - LLT4*LLLI-LLL3*LLT2 
L24 = -LLT*(LLL2-LLL) 
L25 m -(LLT3*LLL-LLL2*LLT1) 
L26 = LLL*LLT 
L27 - LLT2*LLT 
L28 -(LLT4*LLL-LLL2*LLT2) 
L29 LLL3*LLL*Ls- LLL3*LLT*LL4 -LLL2*LLL1*Ls+ LLL2*LLT*LL5 + LLL1*LLT*LL4 
- LLL*LLT*LL5 
L30 LLT3*LLL1*LL4- LLT. 9*LLL*LL5 -LLL3*LLTI*LL4+ LLL2*LLT1*LL5 
L31 LLT*(LLL1*LL4-LLL*LL5) 
L32 LLL3*LLL*Ls- LLL3*LLT*LL4 -LLL2*LLL1*Ls+ LLL2*LLT*LLS 
L33 LLT4*LLLI*LL4- LLT4*LLL*LL5 -LLL3*LLT2*LL4- LLL3*LLL*Ld+LLL3*LLL*LTI 
+LLL2*LLT2*LL5 +LLL2*LLL1*Ld-LLL2*LLL1*LT1 
L34 LL6*(LLL3*LLL-LLL2*LLL1) 
L35 = LL6*Ls*(LLL3*LLL-LLL2*LLL1) 
L36 = -LD3*(LLL3*LLL*Ls- LLL3*LLT*LL4-LLL2*LLLI*LS+LLL2*LLT*LL5+LLL1*LLT 
*LL4-LLL*LLT*LL5) 
L37 - LD3*(LLT3*LLL*LL5+LLL3*LLTI*LL4-LLL2*LLTI *LL+LLT3*LLL1 *LL4) 
L38 - -LLT*LD3*(LLL1*LL4-LLL*LL5) 
L39 - -LD3*(LLL3*LLL*LS-LLL3*LLT*LL4-LLL2*LLL1*LS+LLL2*LLT*LL5) 
L40 = LLT4*LLL*LL5*LD3+LLL3*LLT2*LL4*LD3-LLT4*LLLI *LL4*LD3-LLL3*LLL*LL6 
+LLL3*LLL*LD3*Ld-LLL3*LLL*LD3*LTI+LLL2*LLL1 *LL6-LLL2*LLT2*LL5*LD3 
-LLL2*LLL I *LD3 *Ld+LLL2*LLL 1 *LD3 *LT1 
Where: 
LT. Ld+Lal+L, +Ls+La2+Ld4 
LTI= Ld+La I 
LT2 - Lj+Lal 
LT3 = Ld+Lal+Ls+Lbl 
LT4 = Ld3+Ls+Lb2+LI+Lal 
LT5 = (Ld3+Lb2+L, +Lal) 
LT6 - (Ld3+LD3+Lb2+LI+Lal) 
LL = -L, *Ld+Lal*(Ld4+La2+Ls) 
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LL1 (Ld+Lal)*(Lb2+Ld3+Ls)+Ld*(Ll+Lal) 
LL2 -Ll*(Ld+Lal)-(Ll+Lal)*(Lbl+LS) 
LL3 (Lb2+Ld3)*(Ld+Ls+Lal+Lbl)+(Lbl+LS)*(Ll+LS)+L*(Ld+2*Lal) 
+Ll*(Ld+Lal)+Lal*(Lbl+Ld) 
LL4 LS*(Ld+Lal) 
LL5 LS*(Ld+ Lbl+LS+Lal) 
LL6 ' -Lal*(LS+LD3) 
LL7 - LS*(Ld4+ La2+Ls +L, +Lal +Ld) 
LLS ' -(LS*Lal+LS*Ll+LD3*Lal+LD3*Ll) 
LL9 - LS*(Ll+Lal) 
LL10 = Ls*Lal 
LL11 = LD3*LS +(LD3+Ls)*(Ll+ Ld3+Lb2+Lal) 
LLT = LS*LL 11 
LLT1 = Ls*LL6 
LLT2 = Lal*LLll+LT5*LL6 
LLT3 = LS*(LLll+LLS) 
LLT4 = LL11*LT2+LLS*LT5 
LLL = LL11*LL4+LL9*LL6 
LLL1 = LL11*LL5+LL10*LL6 
LLL2 = LL11*LL7+LL9*LLS 
LLL3 = LL11*LL4+LL10*LLS 
For Figure 4.14 (b), (d), (f), (h), (j) and (1) 
Ll m LL2*LL-LL1 
2 
L2 = LL1*LT1+LL*LT2 
L3 , LT6*LL+LT5*LLl 
L4 = LT*LL 1 
L5 = LT*LL 
L, 6 = LT6*LL-LL1*LT1 
L7 = LL2*LT1+LL1*LT2 
LS = LT6*LL1+LL2*LT5 
L. 9 = LT*LL2 
Llo = LT*LL1 
Lll = LT6*LL, -LL2*LT1 
L 12 ý LT*(LL2*LL-LL 12) 
L13 = LL2*LL+LL2*LT12-LL12 +2*LL1 *LT2*LT1+LL*LT22 
L14 LT6*LL1*LT1+LT6*LL*LT9 +LL2*LT5*LT1-LL2*LL+LT5*LL1*LT2 +LL, 2 
L15 LT*(LL2*LT1+LL1*LT2) 
L 1,6 LT*(LL1*LT1+LL*LT2) 
L17 LT6*LL1*LT1+LT6*LL*LT2 -LL2*LL- LL2*LT1 
2+LL12-LL1*LT2*LT1 
L lig -(LLT3*LLT1-LLT2*LLT) 
Ll. 9 LLT3*LLS 
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L20 - LL11*LLT+LLT3*LL9 
L21 " '(LLT3*LL4-LLT*LL7) 
L22 LL8*LL T 
L23 -LL10*(LLT3-LLT) 
L24 LLT2*LL8 
L25 LL 11 *LL Tl +LL T2*LL 9 
L26 -(LLT2*LL4-LLT1*LL7) 
L27 LL8*LLTI 
L28 -LL10*(LLT2-LLT1) 
L29 -LTIO*(LLT3*LLT1-LLT2 *LLT) 
L30 -LD4*LL8*(LLT3 -LLT2) 
L31 LD4*(LL11*LLT1-LL11*LLT-LLT3*LL9+LLT2*LL9) 
L32 LD4*(LLT3*LL4 -LLT2*LL4+LLTI*LL7-LLT*LL7) 
L33 -LD4*LLB*(LLTI -LLT) 
L34 LD4*LL10*(LLT3 -LLT2 ALTI -LLT)+LLT3*LLTI-LLT2*LLT 
L35 -LT3*(LLT3*LLT1-LLT2 *LLT) 
L36 -LL8*(Ll*LLT3-LLT2*LT1) 
L37 = -(Ll*LL11*LLT+LI*LLT3*LL9-LL11*LLTI*LT1+LLT3*LLTI- LLT2*LL9*LTI 
-LLT2*LLT) 
L38 ý -Ll*(LLT3*LL4-LLT*LL7)+LT1*(LLT1*LL7-LLT2*LL4)+LLT3*LLT1- LLT2*LLT 
L39 = LLB*(LI*LLT-LLTI*LT1) 
L40 = LL10*(LI*LLT3-Ll*LLT-LLT2*LTI+LLTI*LTI) 
Where: 
LT= (Ll+Ld+Ld3+LD3+Lb2+Ls+Ldl) 
LTI = (L, +Lb2+LD3+Ld3) 
LT2 = (LI+LS+Lbl) 
LT3 - (Ld3+LS+Lal+L, +Lb2+LD3) 
L T4 = (Ll +2*LS+La2+Ld4+ Lb 1) 
LT5 = (Ld+LS+Lbl) 
LT6 = (Ld+Ld3+LD3+Lb2) 
LT7 = (LI+Ld+Ld3+LD3+Lb2+LD4+Lbl) 
LT8 = (LI+LD4+Lbl) 
LT9 = (LI+Ls+La2+Ld4+Lbl+LD4) 
LTIO = (LS+LD4) 
LL = (Lal+Ls)*( Ld+Lbl+Ls)+(Lal +Lbl+2*LS+Ld)*( LI+Lb2+LD3+Ld3) 
LL1 = (Lbl+Ls)*( Lb2+LD3+Ld3)-Lal*Ld 
LL2 = (Ld4+La2+Ls)*( L, +Ls+Lbl)+(Ld +Ld3 +LD3+Lb2)*(Ll+Lbl+La2+Ld4+2*Ls) 
LO - Ls*(Ll+ Lb2)+LD4*(L, +Ld+2*Ls+Lbl+Lb2+LD3+Ld3) 
LL4 (LD4+ Ls)*(Ll+Lb2+LD3+Ld3) 
LL5 Ls*(Ll+ Lbl)+LD4*(Ll+Ls+Lbl) 
LL6 ý Ls*(Ls+2*LD4)+(Ls+LD4)*(Ll+Lbl+La2+Ld4) 
LL7 = Ll*(LD4+ LS) 
LL8 = (LD4+ Ls)*(LI+LS+Lal+Lb2+LD3+Ld3) 
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LL9 ' -(LD4+ Ls)*(Lal+Ls) 
LL10 = LD4*(Ll+LS+La2+Lb2+LD3+Ld3) 
LL11 = (LD4+ Ls)*(Lal+LS+Lb2+LD3+Ld3) 
LLT - LL3*LT3-LTI *LL4 
LLT1 = LL5*LT3-Ll*LL4 
LLT2 = LL6*LT3-Ll*LL7 
LLT3 = LL5*LT3-LT1*LL7 
d) For Figure 4.17 (b), (d), (f), (h), (j), (1) and (n) 
L18 = Ld*Ls 
L20 = LsAb I 
L21 =Ld3+LS+Lb2 
L22 = LS*L20 
L23 = L20*L21-Ll*Ld 
L24 = LL6*LL4-LL5 
2 
L25 = LT11*LL4+LL5*LTIO 
L26 = LT6*LL5+LL4*LT7 
L27 m -(LL5*LTIO-LL4*LT7) 
L28 = -(LTI I *LL4-LL5*LT6) 
L29 = LT5*LL5 
L30 = LT5*LL4 
L, 31 = LT11*LL5+LL6*LT10 
L32 = LT6*LL6+LL5*LT7 
L, 13 = -(LL6*LT10-LL5*LT7) 
L34 = -(LT11*LL5-LL6*LT6) 
L35 = LT5*LL6 
L36 - LT5*LL5 
L37 = LT5*(LL6*LL4-LLý 
2 
L38 = -LT11*(LL5*LT6+LL4*LT7)-LL6*(LT10*LT6-LL4) -LL5*(LL5+LTIO*LT7) 
L39 = LL6*(LL4+LT6 
2)-LL5*(LL5-2*LT7*LT6)+LL4*LT72 
L40 = -LL6*(LT10*LT6-LL4)-LL5*(LL5+LTIO*LT7)+LT7*(LL5*LT6+LL4*LT7) 
L41 = -LT11*(LL5*LT6+LL4*LT7)+LL6*(LL4+LT6 
2)-LL5*(LL5-LT7*LT6) 
L42 = LT5*(LL6*LT6+LL5*LT7) 
L43 = LT5*(LL5*LT6+LL4*LT7) 
L44 - LLT*LLL-LLT1*LLL1 
L45 = LL12*LLL+LLT1*LLT3 
L46 - LLT4*LLT1+LL8*LLL 
L47 - LL7*LLL 
L48 - LLT5*LLTI 
L49 = LLT4*LLTI-LL12*LLL 
L50 , LLT6*LLTI+LL13*LLL 
L51 - LLT3*LLT+LLL1*LL12 
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L52 - LLB LLLI+LLT4LLT 
L53 = LL7*LLLl 
L54 = LLT5*LLT 
L55 = LLT4*LLT-LL12*LLLI 
L56 = LL13*LLL1+LLT6*LLT 
L57 = L44 *LL 7 
L58 = L45*LL8-L51*LL9 -L44*LT18 
L 5.9 = L46*LL8 +L44*LT18 +LL_q*L52 
L60 - L47*LLS +LL, 9*L53 
L61 = L48*LL8 +L54*LL9 
L62 - LL8*L49 +LL9*L55 +LTIS*L44 
L63 = Ll, 6*L50 +LL9*L56 +LD3*L44 
L64 = LL8*L46 +LL9*L52 +LT18*L44 
L65 = LT18*L44*L57 
L66 = LD3 *(L51 *L57 -L58*L44) 
L67 = LD3*(L44*L5.9 -L52*L57) 
L68 = LD3*(L44*L60 -L53*L57) 
L 6.9 = LD3*(L44*L61 -L54*L57) 
L70 = LD3*(L55*L57 -L44*L62) 
L71 = LD3*(L56*L57 -L44*L63) 
L 72 = LD3*(L52*L57 -L44*L64) 
L 73 = LD3*(L53*L57 -L44*L60) 
L74 = LLL5*LLL2-LLL3 
2 
L75 = LLT16*LLL3-LLL5 LLT7 
L76 = LLT17*LLLI+LLL5*LLT8 
L77 = LLT9*LLL5 
L78 = LLT9*LLL3 
L79 = LLT18*LLTIO*LLL3 
L, 60 = LLT19*LLL3+LLL5*LLT1 I 
L81 = LLT16*LLL2+LLL3*LLT7 
L82 = LLT17*LT22+LLT8*LLL3 
L, 93 = LLT9 -LLL3 
L84 = LLT9*LLL2 
L85 = LLT18*LLL2+LLTIO*LLL3 
L86 = LLT19*LLL2+LLT11*LLL3 
L87 = L74 *LL 17 
L88 = L75*LL18-L74*LT25+LLlg*(LLL2*LLT16+LLL3*LLT7) 
L89 = L76*LL18+L74*LT25+LL19*(LLT22*LLT17+LLL3*LLT8) 
Lgo = L77*LLIB+LLT9*LLL3*LL19 
L91 = L78*LLIB+LLT9*LLL2*LL19 
L92 ý LD4*L74+L79*LL18+LL19*(LLL2*LLT18+LLL3*LLTIO) 
L 9.3 = LD3*L74+LLT19(LLL3*LL18+LLL2*LL19)+LLT11*(LLL5*LL18+LLL3*LL19) 
L94 L742*LL17*LT25 
L95 -LD3*L74*(L75*LL18-L74*LT25) 
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L96 = LD3*L74*IL76*LL18+L74*LT25+ (LL1.9-LL17)*(LLT17*LT9+LLT8*LLL3)I 
L97= LD3*L74'IL77*LL18+LLT9*LLL3*(LL19-LL17)I 
L98 = LD3*L74'IL78*LL18+LLT9*LLL2*(LL19-LL17)I 
L9.9 = -LD3*L74'[LD4*L74+L79*LL18+ (LL19-LL17)*(LLT18*LLL2+LLT10*LLL3)I 
Lloo = -L74*LD3*IL74*LD3+LLT9*(LLL3*LL18+LLL2*LL19-LLL2*LL17) +LLT11 
*(LLLS*LL18+LLL3*LL19-LLL3*LL17)]-L74 2*LL 17 
L 101 = -LD4 *L 74'IL75*(L 18-L 17)-L74 *L T25+ LL 1.9*(LLL2*LL TI 6+LLL3 *LL T7)] 
L 102 = LD4*L74'IL76*(Ll8-Ll7)+L74*LT25+LLT17*LL19*LT22 +LLT8*LLL3*LL191 
L 103 = LD4 *L WIL 77. *(L 18- L 17)+ LL Tl 9 *L L L3 *LL 191 
L 104 = LD4 *L 74 *1L 78 *(L 18-L 17)+ LL Tl 9 *L L L2 *LL 191 
L 105 = -L74*LD4*IL74*LD4+L79*(LL18-LL17)+LLI. 9*(LLTIB*LLL2 +LLT10*LLL3)] 
-L742*LL 17 
L 106 -L74'[Ld*(LD3*L74+LLT, 9*LLL3*LL18+LLL19*LLL2*LL19 +LLT11*LLL5*LL18 
-LLT11*LLL3*LLIg)-LD4*(LLT19*LLL3*LL17 +LLT11*LLL5*LL17)] 
Where: 
LT5 = (Ll+Ld+La2+Lal+2*LS+Ld4) 
LT6 = (Ld+LS+Lal) 
LT7 = (Ld+LS+La2+Ld4) 
LT8 - (Ld+Lal+2*Ls+Lbl) 
LT. 9 - (Ld+La2+Ld3+2*LS+Ld4+Lb2) 
LT10 = (L, +Ls+La2+Ld4) 
LT11 = (Ll+Lal+Ls) 
LT12 ý (Ll+Ld+Ld3+LD3+Lb2+Ls+Lbl) 
LT13 = (Ld+LS+Lbl) 
LT14 - (Ld+Ld3+LD3+Lb2) 
LT15 = (LD3+Ls) 
LT16 = (Ld+Lbl+2*Ls+Lal) 
LT17 = (Ld+Ld3+LD3+Lb2+Ls+La2 +Ld4) 
LT18 ý (LD3+Ls) 
LT19 ý (Ll+Ld+Ld3+LD3+Lb2+LD4+Lbl) 
LT20 = (LO+LD4+Lbl) 
LT21 = (Ld+Ld3+LD3+Lb2) 
LT22 (LD3+LD4) 
LT23 (Ld+LD4+Lbl+L3+Lal) 
LT24 (Ld+Ld3+LD3+Lb2+L3+La2+Ld4) 
LT2.5 (L3+LD3) 
LL4 Lbl*(Ll+La2+Ld4)+(Ll+La2+Ld4+Lbl)*(Ld+2*Ls+Lal)+Ls*(2*Ld+3*Ls 
+2*La 1) 
LL5 Ll"Ld+(Lal+Ls)*(Ls+La2+Ld4) 
LL6 (Lb2+Ld3)*(Ll+Ld+Ld4 +La2+Lal+2*Ls) +Ls*(Ld+3*Ls)+(Ld4+La2)*(Ll 
+Lal+2*Ls)+(Ll+Lal)*(Ld+2*Ls) 
LU (LS+LD3)*(L, +Ld+Ld3+Lb2 +LS+Lbl)+LD3*Ls 
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LL8 = (LS+LD3)*(Ld+LS+Lbl) 
LL9 " (LS+LD3)*(Ld+Ld3+Lb2)+LD3*Ls 
LL10 = Ld*(LS+LD3) 
LLI 1= (LS+LD3)*(Ld+Ld3+Lb2 +Ls+La2+Ld4)+LD3*Ls 
LL12 = (LS+LD3)*(L, +Ld3+Lb2)+LD3*Ls 
LL13 = LD3*(Ld+Ls+Lbl) 
LL 14 = -(LS+LD3)*(LS+Lal) 
LL15 = (LS+LD3)*(Ld+2*LS+Lb, Aad 
LL16 = LD3. (Ld+2*LS+Lbl +Lai) 
LL17 = LD3*(L3-LD4)+(L3+LD3)*(LI+Ld+Ld3+Lb2+LD4+Lbl) 
LL18 = L3*(Ld+LD4+Lbl)+LD3*(Lbl+L D3+LD4)-LD4 
2 
LL19 = L3*(Ll+Ld3+LD3+Lb2)+LD3*(Ld3+LD3+Lb2) 
LL20 ý (Lal+L3)*(L3+LD3)+(LD3+L3)*(Ld+LD4+Lbl)-LD4 
2 
LL21 Ld*(L3+LD3) 
LL22 (L3+LD3)*[(Ld4+La2)+(Ld+Ld3+Lb2)]+L3*(L3+2*LD3) 
LLT = LT16*LL7- LT13*LLS 
LLTI LT13*LL. 9- Ld*LL7 
LLT2 LT16*LL. 9- Ld*LL8 
LLT3 LT18*LL7- LT18*LL9 
LLT4 LT18*LL9 
LLT5 LT186*LL7 
LLT6 LD3*(LL9- LL7) 
LLT7 -LT25*(LL18-LL17) 
LLT8 = LT25*LL18 
LLT9 = LT25*LL17 
LLTIO LD4*(LL1,6-LL17) 
LLTII LD3*LL18 
LLT12 -LT25*(LL20-LL18) 
LLT13 LT25*LL20 
LLT14 LD4*(LL20-LL18) 
LLT15 LD3*LL20 
LLT16 -LT25*(LL1.9-LL17) 
LLT17 LT25*LL19 
LLT18 LD4*LL19 
LLT19 LD3*(LL19-LL17) 
LLL = LL7*LL 11 - LL9 
2 
LLL1 = LL8*LL9- LL7*LL10 
LLL2 = LL20*LL17-LL18 
2 
LLL3 = -(LL21*LL17-LL18*LL19) 
LLL4 = '(LL21*LL18-LL19*LL20) 
LLL5 = LL22*LL17-LL19 
2 
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e )For Figure 5.8 (b), (d), (f) and (h) 
Ll - LL2*LL1-LL 2 
L2 = LT6*LL I+LT5*LL 
L3 - LT*LL+ L T3 *LL I 
L4 = LT2*LL 
L5 = LT5*LL2+LT6*LL 
L6 = LT3*LL+LT. LL2 
L7 = LT2*LL2 
L8 = LT2*Ll 
L. 9 = Ll-L2*LT, 3-L5*LT 
LIO = L3*LT3+L6*LT+Ll 
L11 = L4*LT3+L7*LT 
L12 = LL3*LL, -LL 2 
L 13 = LT2*LL 1 
L14 = LT5*LL3+LT6*LL 
L15 = LT3*LL+LT*LL3 
L16 = LT2*LL3 
L 17 = LT2*L 12 
L18 L12-L2*LT3-LT*LI4 
L1.9 L3*LT, 3+L15*LT+LI2 
L20 L13*LT, 9+L4*LT 
L21 L4*LT3+L, 16*LT, 
Where: 
LT= Ld+La2+Ld4 
LTI. Ld+Ld3+Ls+Lb2+La2+Ld4 
LT2 - Ld+Lal+LI+La2+Ld4 
LT3 - Ld+La I 
LT4 = Ld+Lal+LD4+Lbl 
LT5 = L1+La I 
LT6 = LI+La2+Ld4 
L T7 = Ld+La 1 +LS+Lb I 
LL = La I *(La2+Ld4)-LI*Ld 
LU = LT1*LT2-L72 
LL2 = LT4*LT2-LT32 
LL3 = LT7*LT2-LT32 
f) For Figure 5.11 (b), (d), (f), (h) and 
Ll - LL2*LL+LLI*LL3 
L2 - LT6. LL+LT7*LL3 
L3 = Ld*LL3+LTB*LL 
L4 - LT-LL3 
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L5 = LT7*LL2-L T6*LL 1 
L6 ý Ld*LL2-LTS *LL 1 
L7 = LT-LL2 
Lig = LT*Ll 
L. 9 = Ll+L5*LT1-L2*LT2 
Llo = L6*LT1+Ll-L3*LT2 
Lll = L7*LT1-L4*LT2 
L12 - LL7*LL4-LL6 
2 
L13 , LT16. LL4+LT15*LL6 
L 14 im:, L Tl 0 *LL4Z TI 1 *LL 6 
L15 - LT9*LL4 
L16 - LT15*LL7+LT16*LL6 
L17 = LT10*LL6-LT11*LL7 
Lle LT9*L12 
Ll. 9 L12-L13*LT1O-L16*LT11 
L20 L14*LTlo+L17*LT11+Ll2 
L21 L15*LTlo+LLS*LT11 
L22 - LL7*LL5-LL62 
L23 = LT16*LL5+LT15*LL6 
L24 = LT1 1 *LL6+LT10*LL5 
L25 = LT9*LL5 
L26 = LT9*LL5 
L27 = LT15. LL7+LT16*LL6 
L29 = LT10 *LL6+L Tl 1 *LL 7 
L29 = LT9 *LL 7 
L30 = LT. 9*L22 
L31 ' L22-L23*LT1O-L27*LT11 
L32 = L24 *L Tl o+L28 *L Tl 1422 
L33 = L25*LTlo+L29*LT, 1 
L34 = L26*LTIO+L25*LT11 
Where: 
LT=: Ld+Ld3+LD3+Lb2 
LTI =Ld+LD4+Lbl 
LT2 = LI+LD4+Lbl 
LT, j = Ld+Ls+Lal+LD4+Lbl 
L T4 = LD4+Lb 1 
LT5 Lbl+LD4+LI+La2+Ld4 
L T6 La2+Ld4 
LT7 -(Ld3+LD3+Lb2) 
LT8 Ld+Ldg+LD3+Lb2+La2+Ld4 
LT9 Ld+Lal+LI+La2+Ld4 
LT10= Ld+La2+Ld4 
LT11= Ld+Lal 
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LT12 = Ld+Lal+LD4+Lbl 
LT13 = Ld+Lal+LS+Lbl 
LT14 - Ld+Ld3+Ls+Lb2+La2+Ld4 
LT15 = Lti-La2+Ld4 
LT16 - Lpi-Lal 
LL = LT3 *LT-LT1 *Ld 
LO LT2*Ld-LT4*LT 
LL2 LT5*LT+LT2*LT6 
LO LT4*LT+LT1*LT6 
LL4 LT9*LT12-LT11 2 
LL5 LT9*LT13-LT11 2 
LL6 = LT10*LT11-Ld*LT9 
LL7 = LT9 LT14-LT10 2 
LL8 = LT9*LL6 
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JX Hall and 3AA! -Ha3ciz SUNDEPLAN-D 
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INTRODUCTION 
Bigh power DC choppers and DC-AC converters employing 
forced ccmmutated thyristors or transistors can be 
considerably simplified by using gate t%: --n-of! 
----r_Istzrs as the switching devices. This j 
ailows the eli2l%ation of auxiliary ccmmutatLng 
Component$ which, together with fastar turn-off 
properties of GTOs, provides a reduction in circuit 
losses, or alternatively the use a! higher switching 
frequencies. Bowever, the diffic-ilties at coping with 
the induced voltage transients produced by high rates 
of change of current in the stray circult inductances 
are exacerbated. As the stray inductances are directly 
dependent on the power circuit config-zration. the lay- 
out of the power ccmpcnencs and their interconnection 
is of the ut=st importance. The stray inductance 
within the gate drive circuit is also important. 
M with all Power semiconductor devices, G=s must be 
protected against overvoltages, overcurrent and 
spuriou3 pulses in the control leads. In contrast, 
inductance is necessary to 11. =it the rate of current rise 
under fault condition to a-low the ovarcur-rent protect- 
ion titm to operate. 
The concepts that follow &. re generally applicable to 
power semiconductor circults, althou; h t-he description 
and experimental results relate to GTO circuits. 
CIRCUIT MODEtS AND STRAY INDUCTAI; =- ErnCTS 
cate Drive Circuit 
it is advantageous to keep low the ive circuit 
inductance (7ig. 1) in order to obta. La a short ris*time 
gate c-. 2z--ent for fast turn-cn, good anode current 
dj/dt per. formance. and lowest turn-on losses. similarly 
at GM turn-Off, the gate drive inductance Crig. 1) 
should be minimised for fast tuzn-o:!!. Along with the 
gate drive voltage, which must be limitaA to the low 
value of about 10-12 V, the Inductance controls the 
di/dt of the rising negative gate current, the CM 
storage time. the pea6k gate current and the anode 
current fall time for an individual device, as demon- 
strated by the oscillograms of Fig. 2. 
Chonoer Circuit 
A DC chopper circuit is shown in Fig. 3. The turn-off 
capability of the G= can be fully utilitsed only with 
limited anode voltage dv/dts this is controlled by the 
familiar snubber circuit. During the anode current 
fall time, the anode current is diver-tad extremely 
quickly into the snubber circuit, resulting in the 
parasl; tic inductance (L2*L3) of the GIAV to snubber 
loop, aýd the finite turn-cn time of the snuý-ber diode, 
generating a voltage spike (rig. 4) whir-h muzz not 
exceed about 1/3 of the voltage rating (Peppel at al 
(1)). At the and of anode current fall. the voltage 
spike collapses to the accumulated voltage across the 
snubber capacitor. 
With the device now blocking current, voltage builds 
up across it as the diverted anode current charges the 
snubber capacitor during its fall to zero. (Fig. 44. 
Correspondingly, the GM thvristor voltace rises further 
with a quarter-cycl* of damped oscillation to a neak 
overshoot (Ball- (2), Ball at al (3)). 
UPEC 87 
The aforementlentd a; ylies far both resistive and 
inductive loads exce; t for r-h4 following mean points 
with th* inductive loadst 
U) After the spike, A linear voltage rise to the 
supply voltage lavvl takes place, whereas it 
is the early part of a sinewave for a resistive 
load (Fig. 4). Little difference in the waveform 
shape results. 
(ii) The overshoot voltage peak is higher, as the 
damping effect of the load resistance is absent 
due to the freewheeling path. It will be higher 
ot-111 L! the (Ll*L3+Lf+-d) stray is higher than 
(LI+Li+:, d) ! or resistive load. 
(iii) The v; ltage overshoot energy is transferred into 
the snubter capacitor from the stray inductances 
after the capacitor voltage has risen to the 
supply voltage leveli with resistive load, this 
transfer c==ences i=ediately after the voltage 
spike. 
Single-chase Bridze : nverter Circuit 
Fig. 5 shows the circuit with lu=ped stray inductances. 
It is capable of operating as a 4--quadrant DC chopper, 
or a single-phase inverter, the letter being considered 
here. To terminate a supply voltage b&lf-cycle to the 
load, with say G-. 'Os Al and A2 cond-, tct: Lnq,. there are 
two alternatives: 
U) To turn ;:! f one device, s ay A2; the inductive 
load current then freewheels through D3 and Al; 
U-41 To turn Q!! both Al and A2-. the load current 
then feeds back the inductive load energy ý. o the 
DC supply through D3 and U. 
To investigate both types of commutation, the sequence 
here is to first zura off. ' A2 and then, before the 
! rvewh**linq c-urrent has fallen to zero, turn of! Al. 
Similarly with 32 and 31 for the opposite half-cycle. 
Always when a switching device turns off, the load 
current transfers to the diode of the bridge a= 
immediately ahove or below, as appropriate. 
The effects of the stray Inductance ccimponents are 
considerably more complex than In the r-hopper. ". Then 
A2 turns off: 
(a) the load current divides between charging the A2 
snubber capacitor and discharging the B2 snubber 
capacitor which has been holding the supply 
voltage; when the A2 overshoot is completed, the. 
! ull load current will have transferred to D3. 
the overshoot a=plitude depending on 
(Ld+L3*LD3'*Lb2+L&2+Ld4); 
(b) if the source inductance Ld is considerably 
higher than the sum of qosa round the bridle 
loop, the A2 overshoot is conductively coupled 
round the outside. of the bridge and felt across 
the blocking Bl devics ; expressed alternatively# 
most of the A2 overshoot Is generated by Ld and 
the voltage across BI rises from the supply 
voltage level to the overshoot Valual the 
oscillograms of rig. 6 demonstrate this well: 
When, later, Al turns off. the load current divides 
between charging its snubber capacitor and discharging 
that across BI, before failing to zero at peak 
overshoot and reversing in the DC source. D4 then 
conducting. Since a lower current is being switched 
off by Ale then switching stresses are lower than 
I 
when A2 is tux-i*d a!. '. 
A=ti=al points relating to the wavefa=s c! Filq. 6 
are 9 
(I) the effect of the A2 snubber diode reverse 
recovery is observable immediately following 
the woershoot voltage peak across AZ; 
CIL) a littl* latex, the RI snubber diode reverse 
recovery is observable in the A2 voltage wave- 
forml 
(III) the subsequent voltage 'undershoot' felt across 
A2 is also seen across Bl; 
C-8V) th* dv/dt following the undershoot can trigger 
a blocking device and therefors be dengerous, 
ie. leavt both A! and 31 cooduc-cing; 
A fuA-her type of cux-Tent tz-auwfor occurs in pulse- 
width-modulated (pwm) inverters where# lastead of th* 
quasi-squarevave output voltage. each positive or 
negative hal! -cycle ccm; r-lses a series of pulses of 
differing widths tz produce a des'-red ft=damental 
component. 13 addition to --elin<7-: ishiCI-v Vit 
load 
current to either A freewheeling or feedback path &3 
above, each GTO must pick up the current aq&iA from 
that path. There will be a tendency far th* voltage 
&cross a d4ode to overshoot as its parallel imubber 
capacitor charges, but it will not be as severe as 
at = turn-off. 
. --=ODS 
OF KnMMISrNG PAPASMIC T? ANST--. %-T tFn CTS 
L'Itroduc-tion 
ThO LiMitatiOn Of transient VQlZaq%S Whir-h St--OS3 the 
active c-l--=it compcounts can be approached lz terms 
of the Choice of components and the arrangement of the 
active and passive components in the circuit. M-ese 
are perhaps best expressed in the ! orm of general 
ru. 1as. It is desirable that current t-ransfecs into 
the alternative paths take place as quickly as possible 
to avoid additiomal device switching losses which. 
occur, for example, due to a transient shoct-thýrouqh 
ccadition. as a GTO picks uo feedback or 'r**wh**l! zc 
current from the diode L=ediatalv above or below it 
L-% a owm inverter, since both diode and thy--Istz= art 
conducting together owing to their finite switching 
t=QS. 
Cioice of Cc=onents 
Ralacing to the drive ci=it: 
The ! inal switching devices should. be v*ry ffast - 
TE-'s at* usualt 
rh* gate pulSO energy storage CaP&Cit0r(S) should 
have low internal equivalent series inductance (M). - 
Relating to the power circuits 
o ; Lll power semiconductors should be of the fast 
turn-of! type, including feedback dnd snubber diodes 
whose revs--se recovery t=ansiaats can be very 
dot. -imental. idta. 11y the diodes should be fast 
turn-an also, -but V-is is unfortunately inc=pat- 
Ible with fast t*=-, Of! (Grant and Cax-rol (4))l 
sAll'capacitors should have very low inductance 
(rn): the input filter capacitor W. can contrib- 
-its significantly to the source induct tance I 
--. he technique of using paralleled capac-Itors to 
reduce overall WL. thereby also increasing C is 
generally useful (Gibson and Ballad (5)); 
#The snubber capacitor should be as'low as is 
acceptable for safe GTO turn-o! f to limit the loss 
in the snubber resistor, and'hence its size. 
*-. he snubber resistance should adequately . 1imit the 
, discharge of the capacitor into the =. at turn-on 
and no more, as its IR d-rcp contributes to the 
voltage undershoot which occurs after snubber 
diode reverse rsczvtrY At GTO tuzn-off. 
Circuit Conficurati 
The overriding theme in circuit lAyout for transient 
over7oll. age limit&t,. = is to =jr. i=se the S=ay 
inductances. 
Relati-, 19 to the gaze c-'r-r-its 
* Th* gat* dxiver should b* close to Ll%e =01 
& The gat& and cathode =ntrol loads sbould be short, 
twisted pairs or coax; 
Relating to the power clarcult. 
" mme length of all jnts. -=nnectzrs should be a 
=ini== with r-hallr cross-sect-Ional. &--*a as large as 
f aas: Lble i 
" Loop areas should be as small as possible; 
" The sa=iconduc--zrs in each switching branch-c-TO, 
! rsewheel-Ing -41: de end snubber -Ilods. should be 
mounted on the same cooling fin; 
&T. he upper and lower W-tchL-%q &=a of an inverter 
bridge should be very close together; 
The supply rose-r7cir ca; az. ltzr should be right Akcross 
the input to=-Lzals; 
@Za a cbopper, the ! r**w. h**ling diode should be 
conrAct*d ac--zss the =, cathode and supply nelatLve 
so that the st-ray lead inductance to the perhapk 
remote load is incorporated in the load indumadca. 
A nuz%bor of possible requirements CordlLct with --he 
concept of a =cpact circuit layout in practice. 
These &rat 
*Mechanical c=%venience of electrical connections 
and accessibility ! or MaIntenancer 
e The need to include extra, possibly largo, passive 
cocponants for device protection (see next section) 
and filter-4nqi 
s With air coolLaq, the htatsi:, Lk siz* oftan prohibits 
the mounting of snubber capacitors adjacently with 
the CMst this is less of a problem with liquid 
cooling I 
e The space required for pipework if Liquid cooling 
is useds 
*Adequate separation for airflow with natural or 
forced air cocl='q, 
o Electromagnetic =patibilitJ CEMC) t the two distinct 
areas of eloctrocagnotic interference (EKZ) a--* 
dist-=Ance of the C*ntrol ol*ctrcrics due to pick- 
up within the equipment. and disturbance caused to 
other external equi; =*nt; 
0 C=ductors of I&-r; a area in close proxizity have not 
insignificant stray capacitance; when their relative 
potentials change suddenly chia to device switching, 
ca; acitiva cuzzants Ilcw between thez and must 
ratu= through some stray path, perhaps the equipment 
caser local screening Lt necessary tz provide a 
controlled s&fe path for such currezts to avoid 
Izzart-orInq c=duct-Ion paths and radiationt 
0 Riga rates of chango of mAq. notic field produce 
par&sitic induced om! s iA local circuitry and the 
metal equipment 4rubiclIel again screen. -Ing is necoss&ry, 
pa. rticulazly for the control electronics; 
-D Froque=ayspacs =zt be found for EMZ filters to 
cover the radio frequencies In addition to I-, %* lower 
frequency power harmonic filters# for limitation the 
conducted M outside the equipment. 
"AC= . Ct*PJ(ZNT ttM: TA7. *1C4 kM DIEVICE PROTEC-. TON 
Mention has been made Of -btF- 
st --ay 
Liýýuctances 
ing a rising current e-1/dt, either at switching device 
turm-cm or under short-circuit fault. C=ventional 
thyristo. -s and G-=3 can be protected by fusesi trans- 
si=rs c=not. Trans. 'stors must be, and =s can be, 
turned off by base/gate turn-off signals generated 
after very flast detection of a rising fault current. 
JA practice the d-4/dt must then be lLmitad by an 
extra, relatively Iarqe air-cored. inductor in series 
with each swit--h-4iq device. -. %a t-mmandous prosp*cI-Ive 
ever3hoot voltages then can be suppressed by a diode 
and resistor in para. 11*11 with each inductor to 
dissipate its'stored energy. 
2 
An L-C input filter is invariable used. The inductor 
will limit the di/dt from the source but the stored 
energy in the capacitor will usually 'kill' the 
semiconductors without the protecticn of a suitable 
fusi or active turn-off system as outlined. 
CONCLUSIONS 
The deleterious effects of stray inductances in power 
convertýef Circuits, sometimes fractions of a micro- 
henry in practice, have been descr-'Iýed and confirmed 
experimentally. General guidelines for minimising 
these strays have been put forward, covering both 
choice of components and compact circuit layout. 
However, practical designs introduce opposing factors. 
such as the need to provide filtering and screening 
for EMI suppression, and to accommodate overcurrent 
protection components. 
t)etailed consideration of such stray inductances is 
therefore worthwhile as there is no prospect of 
them being eliminated. The best that can be hoped 
for is to limit the consequences. 
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Figure 1 Gate drive circuit stray Figure 2 'Effect of varying 
inductances dig/dt on turn-off 
LI, L2 and L3 ure stray inductances time and turn-off 
gaid 
3 
(1) Load Current 20OA/diy. 
(2) Gate Current 2OA/div. 
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figure 4 
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_-T Chopping 
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8. M 
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Load Inductance 65pH Figure 3 GTO thyristor chopper Gate Current Slope 26A/ySec circuits with lumped 
stray inductances 
Figure 4 GTO thyrietor wavef6rms during turn-off 
+ 
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irigure 3 Inverter circuit with lumped stray inductances 
4 
S3 
M B1 anode-cathode voltage 
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STRAY INDUCTANCES IN GTO THYRISTOR C:: ZC'-: -. S 
,; '. < Hall and HA Al Hakim 
Loughborough University of Technology, UK 
INTRODUCTION 
5ate turn-off thyristors (CTOs) interr-.; t iurrent 
at such tremendously high rates of fall, typically 
approaching 400OA/gS in high power types, that the 
voltages induced by stray inductances as low as a 
fraction of a microhenry can be damaging. This nec- 
essitates the connection of a snubber network across 
each GTO, in ' to which 
its anode current is diverted at 
turn-off. . 
/Even then, the stored energy in the stray 
inductances is transferred into the snubbe; capacitor 
resulting in appreciable voltage overshoot, which must 
be limited to an acceptable value in relation to the 
GTo voltage rating by suitably increasing the capac. 1- 
tance. The resulting disadvantages are increased 
snubber losses and/or limitation of switching frequ- 
ency, increased snubber component ratings and size, 
and a consequent increase of snubber loop inductance 
and higher induced voltage spike across the GTO dur- 
ing its anode current fall as current transfers to 
the snubber. 
SEE QEFFMEf4CF- 2.6 
oscillation, the : acacitor voltage finalising at the 
Ed value. It is n; cessary to employ a fast recovery 
snubber diode and a relatively low value for R (with 
low self inductance) to avoid the GTO voltage seriously 
undershooting Ed with possible dV/dt triggering on its 
rise (Gibson and Ballad (1)). 
For a resistive ! CAI, Lf is absent and the overshoot 
is damped significantly by the load resistance. 
If a di. /dj, Limiting inductor with -Its own free- 
wheeling diode is included in series with the GTO and 
snubber, it is treated as above. 
H- BRII)GE 
Figure l(b) shows --*-e br. idge circuit with stray 
inductances included; again the load is inductive. 
It is operated as a single phase inverter in order to 
incorporate all the alternative current transfer paths 
by using appropriate GTO switching patterns. The 
output voltage waveform may be of two basic types. 
Here some restilts are presented from a study into 
the relative importance of the various lumped circuit 
path stray inductances in generating these overshoot 
voltages. Mutual coupling effects are ignored for 
simplification. The widely used circuits of the DC 
step-down chopper and the H-bridge are considered, 
the latter being capable of operation as a four-quad- 
rant chopper or a single-phase inverter, with the 
current paths at commutation being dependent on the 
switching pattern employed. 
Determination of the most sigýnificant stray ýir- 
cuit inductances has implications for the power cir- 
cuit layout. 
CHOPPER 
; Ln inductive load with freewheeling diode has been 
adopted for the step-down chopper circuit. This is 
shown in Figurel(a) which includes stray path induct- 
ances. The aforementioned voltage spike across the 
GTO can be estimated from: 
Vsp - 1.6(L2+L3) IT/tf + 0*15 ITtf/C (1) 
where (L2+L3) is the GTO - snubber loop inductance, 
tf is the GTO current fall time, IT is the interrupted 
current and C is the snubber capacitance. This equ- 
ation is generally applicable to any circuit. The 
spike is illustrated in Figure 2(2) which also shows 
the overshoot which follows. 
on collapse of the voltage spike to the accumulated 
capacitor voltage, C-is charged linearly by the-con- 
stant load current to the supply voltage Ed when the 
load freewheeling diode Df commences conduction, the 
complete transfer of load current from the snubber 
into Df being controlled by the stray inductances dur- 
ing which time the voltage across C overshoots to a 
peak value given (neglecting losses) by: 
Vpk IT/L/C + Ed (2) 
where L Ll+L3+Ld+Lf(defined by Figure l(a)). The 
overshoot time tos 
The reverse recoyery of the snubber diode D follows 
-as C discharges back into the DC source, the process 
then being completed through resistor R as a damped 
Quasi-square outnur voltag 
Turning off. une of the two diaconal conducting C. TQs 
to end a half-cycle gives freewheeling of the induct- 
ive load current through the other CTO and the diode 
of the complementary bridge arm, above or below as 
appropriate, that which turned off. The voltage 
across the load is zero during freewheeling, neglect- 
ing device conducz-lon drops. Turning off both con- 
ducting GTOs produces feedback of the load current to 
the DC supply through the diodes of the two complemen- 
tary bridge arms. The voltage across the load rever- 
ses during feedback. The next CTOs to be turned on 
are those of the complementary bridge arms, the first 
pair both being turned off. 
Output Voltaqe with Pulse Width Modulation (FWMI 
Either of the previous techniques may he used for 
turn-off. At the end of a half-cycle, the next GTOs 
to be gated will be the complimentary diagonal pair to 
those previously conducting, as above. Additionally 
with PwM, the switching within a half-cycle requires 
current to be returned from the freewheeling/feedback 
diode to the GTO of the complementary bridge arm, above 
or below, from whence it came. 
Turn-off Transient$ 
At single GTO turn-off. Referring to Figure l(b), 
let GTOs Al and A2 be conducting. If A2 is turned 
off, load current transfers from A2 to D3. Initially 
the load current divides to discharge the B2 snubber 
capacitor and charge the A2 snubber capacitor, the 
latter current falling from the value diverted from 
A2 to 10 as the capacitor charges to the supply vol- 
tage Ed (Figure 3(l)). Diode D3 then commences con- 
duction and the A2 capacitor voltage overshoots due 
to the stray inductances. The capacitor then dis- 
charges back into the supply, firstly through its 
snubber diode reverse recovery and then through the 
associated resistor, as in the chopper. The peak 
voltage across A2 at overshoot is given by equation(2), 
but with IT replaced by 10. Now the effective ind- 
uctance L-2Ld+3L3+Lbl+Lb2+La2+Ld3+Ld4+LD4. 
However, the induced voltage across the source 
inductance Ld during this oscillation lifts the DC 
voltage across the bridge, causing the blocking GTO Bl 
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capacitor to charge above Ed. This too isý followed 
by discharge through its snubber diode reverse recov- 
ery which is completed marginally later than that of 
A2 which, however, experiences both, as shown by Fig- 
ure 3(2). It is apparent therefore, that overshoot 
transients from one device in the bridge are coupled 
conductively to others. The higher (L, 13-6Ld4) in rel- 
ation to Ld, the lower will be the coupled overshoot. 
At second GTO turn-off following the first. After A2 
turn-off has produced freewheelingo subsequent 
turn-off of the second GTO Al will produce ! eedback of 
load current when current transfers to D4. Initially 
load current divides between the snubber capacitors of 
Al which charges and BI which discharges. When the 
latter voltage falls to zero, current transfers into 
D4, the strays L3 and LD4 controlling the rate. Al 
capacitor voltage overshoots followed by a damped dis- 
charge to Ed as usual. The peak voltage at overshoot 
across Al follows the same equation as for A2 above, 
although its magnitude is lower because it turns off a 
lower current, decay having occurred during free- 
wheeling* and the effective inductance is lower with 
L- Ld+Lal+Lbl+L3+LD4* 
At turn-off of both GTOs together. The load current 
transfers from Al and A2 to the D3 and D4 feedback 
path without an intermediate freewheeling stage. The 
snubber capacitors of the various arms charge and dis- 
charge as before, those across Al and A2 experiencing 
voltage overshoot followed by damped discharge to vol- 
tage Ed- if stray inductances Ld3 and ýd4 are rela- 
tively small, the peak voltages across Al and A2 are 
nearly the same and given approximately by: 
To 2-2 +11 + Ed (3) Vpk ' TC 
(2Lj 
where w- /(2/LC) , Ll - 2Ld + 2L3 +La2 + '-d4 +Lal 
La 4Ld + 3L3 +Lal +La2 + Lb2 + Ld4 + L03 4- LD4 
Appropriate waveforms are given in the oscillograms 
of Figure 4. 
Turn-on-Transients 
GTO9 gated with zero load current. If the load cur- 
rent falls to zero during free7h-e-eling or feedback, 
all four GTOs are blocking prior to turn-on, each 
supporting half the supply voltage (Ed/2). When 
GTOs Al and A2 are turned on, their parallel snubber 
capacitors discharge locally through them while the 
31 and B2 snubber capacitor voltages rise to Ed and, 
owing to the stray inductances, overshoot by up to a 
maximum of Ed/2. Hence the maximum peak voltage 
across the non-conducting GTOs at turn-on of the other 
pair is 3Ed/2. 
GTOs gated from the freewheeling__condition. , This is 
not valid because all GTOs must be turned off before 
a new pair can be gated so that a shoot-through con- 
dition (say Al and Bl conducting together) is avoided. 
Load current will then feed back to the source before 
an incoming GTO pair is next turned on. 
G-ros gated from the feedback condition. Here there 
will be no transients. The load voltage reversal 
occurs when D3 and D4 take the load current from Al 
and A2. The current reversal instant depends on the 
load time constant and, providing GTQs B1 and B2 are 
already gated, they will automatically come into con- 
duction then, with the circuit potentials already 
having been established. 
Single GTO turn-on from freewheeling within a half 
cycle for PWM. Let Al have been turned off so that 
current freewheels through A2 and D4. Al is now 
turned on again to pick up the current from D4. it 
discharges its snubber capacitor, and current trans- 
fer takis place with the D4 current fall having a 
cosine form (Figure 50)). This is due to the bridge 
voltage being depressed by Ld di/dt and the B2 snubber 
capacitor discharg-nq through its resistor R, Al and 
the path inductances. when D4 ceases conduction, Bl 
snubber capacitor charges through Al with the DC rail 
voltage depressed until peak Al current is reached, 
after which overshcot of both Bl and B2 capacitor vol- 
tages occurs, peaking at different instants owing to 
the different path inductances. 
The. process conta-,, is a number of consecutive circuit 
effects making the complex solution for the voltage 
overshoot magnitude hardly worth quoting. It can be 
seen from the oscillograms of Figure 5 that the highest 
overshoot is about 60% felt across B2. 
Double GTO turn-on from feedback within a half-cycle 
for PWM. Let Al and A2 have been turned off with 
feedback current therefore flowing through D3 and D4. 
Al and A2 are then gated to pick up the current from 
the diodes, and their parallel snubber capacitors dis- 
charge through them. BI and B2 snubber capacitors 
charge to Ed and overshoot by a voltage which will not 
exceed Ed- The effective inductance 
L- 4Ld + 3L3 + Lal + La2 + Lbl + Lb2 + Ld3 + Ld4 
SIGNIFICANCE OF STRAY INDUCTANCES 
It is stating the obvious that the deleterious effects 
of induced voltage spikes and overshoots would be 
absent if the stray inductances could be eliminated, 
as would the slow down in current transfers between 
the semiconductor devices. However in this latter 
respect, since device switching is not instantaneous, 
it is advantageous, by suitable arrangement of the 
bridge arms, to provide stray inductance between a GTC 
and the feedback diode above or below, to limit the 
transient shoot-through current caused by overlapping 
GTO turn-on and diode reverse recovery times. Addi- 
tional di/dt limiting reactors may be necessary. 
Further points to be noted are: 
M The GTO - snubber capacitor loop inductance 
should be minimal to give a low GTO voltage spike 
during the anode current fall time. 
(ii) The GTO voltage overshoot depends on the effective 
inductance comprising the various lumped strays 
in the current paths which are governed by the 
particular devices being switched. In a number 
of these cases, the source inductance Ld appears 
multiplied by a factor of 2 or 4. 
(iii) Whenever the source current rises or falls during 
bridge supply or feedback, the induced Lddi/dt 
depresses or lifts the bridge DC rail potential, 
giving oscillatory overshoots across blocking 
devices whether they are switching or not. The 
bridge DC rail inductance reduces this a little 
across those devices remote from the input. 
(iv) Hence the source inductance is especially import- 
ant and should be minimised by positioning the 
input capacitor(s) as close to the circuit as 
possible. Reducing stray inductances within the 
circuit assembly is usually easier than for the 
supply. 
M With the chopper, the stray connector inductance 
should be incorporated in the load circuit as far 
as possible by positioning the freewheeling diode 
(itself having short connectors) adjacent to the 
GTO and input capacitor. 
(vi) For minimising stray inductances the usual tech- 
niques of using short length, large rectangular 
cross section conductors, with go and return 
mounted close together, should be used. Capaci- 
tors and resistors should have low self inductance, 
and paralleling of capacitors is a useful aid. 
CONCLMIONS 
This necessarily concise account includes simplified 
and approximate equations from those obtained by a 
deeper mathematical treatment. They show the stray 
inductances relating to the various switching opera- 
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tions, and give guidance for estimation of the over- 
voltages, whose accurate prediction is not possible in 
practice as the stray inductances cannot be calculated 
or measured with certainty. The reasoning can be 
extended to the three-phase bridge circuit. 
The importance of particular stray inductances has 
direct relevance to power circuit layout, although 
this cannot be considered in isolation. Other con- 
straints apply; for example, available space and its 
shape, cooling measures, mechanical considerations of 
strength, -shock and vibration withstand. 
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Circuit conditions: 
Operating frequency MHz 
Load resistance 0.54% 
Load inductance 65ýH 
Snubber resistor 8XL 
Snubber capacitor 4sa? 
Duty cycle Q 
Figure 2 Chopper wnvcforms 4, irin;, t,,. rn-ofr 
Circuit conditions: 
Operating frequency 100FZ 
Load resistance 2XL 
Load inductance 590PH 
Snubber resistor (each) 5- 
Snubber capacitor(eachi 0-5)JF 
Figure 4 Bridge waveforms at Al and A2 
turn-off 
Figure 3 Bridge waveforms at A2 turn-off 
Circuit conditions: 
Carrier frequency 600HZ 
Modulatinq frequency 73Hc 
Peak load current 30A 
Swihber resistor p% 
Snubber canicitor 0.5pF 
Lond resistance 2j% 
Load inductince 590), 11 
FiCure 5 Bridne wAveforms nt Al rickin. - uj 
load current from freewhealinr Prith 
(1) Gate current 2OA/div. 
(2) GTO voltage 20OV/div. 
(3) Load current 20OA/div. 
(4) Snubber current 4oo. A/div. 
Time scale 2, uSec/div. 
(1) A2 Snubber c rrent 50A, /div. 
(2) A2 A-K voltage 20OV/div. 
(3) B1 A-K voltage 20OV/div. 
(4) D3 current 50A/div. 
Time scale 2, uSec/div. 
Circuit conditions as in figure 4 
(1) Al arm current 2OA/div. 
(j) A2 arm current 3OA/div. 
(3) D4 current 2OA/div. 
(4) BI A-K voltage 5OV/div. 
(5) 112 A-K voltage 50V/div. 
Time scale 1)1Sec/div- 
(1) A2 snubber current 5OA/div. 
(2) A2 A-K voltage 20OVdiv. 
(3) B2 branch current 10OA/div. 
(4) Supply current 20OA/div. 
Time scale 2pSec/div. 
r4ODELLING STRAY INDUCTANCE EFFECTS IN GTO THYRISTOR CIRCUITS 
H. A. Al-Hakim and J. K. Hall 
Loughborough University of Technology SEE; PUFFERENCE 31 
INTRODUCTION 
Gate turn-off thyristors (GTOs) interrupt 
current with such high rates of fall that 
voltage spikes and overshoots produced due to 
the stored energy in the stray inductances 
must be limited to acceptable levels in re- 
lation to the GTO thyristox voltage ratings. 
The connection of snubber circuits across the 
GTO(s) is essential, but even so, overvolt- 
ages caused by GTO switching, both ON and OFF, 
can be coupled to other blocking devices in 
the circuit as well as the switching ones. 
The dependence of such overvoltages on the 
distribution of these stray inductances, in 
DC chopper and H-bridge inverter circuits, 
are modelled by solving, with the aid of a 
digital computer, the system. equations using 
numerical methods. The computed simulations 
are compared with experizental measurements. 
Outline analysis and experimental results 
have already been reported, Hall and Al-Hakim 
(1) and (2). 
APPROAL; H USED FOR CIRCUIT MODELLING 
The transient analysis of most systems in 
engineering gives rise to differential equa- 
tions. These are often of lst order, or if 
they are of higher order, they may be reduced 
to a set of lst order equations. To analyse 
the transient performance of an electrical 
network, methods such as the Laplace trans- 
form may be useful, but this becomes more 
complex as the number of branches and energy 
storage elements in a circuit topology in- 
creases. The employment of numerical methods 
with a digital computer then becomes essen- 
tial. 
The set of the differential equations assoc- 
iated with the network can be written as 
J'4'14144+91-40,; and the fourth-order Runge Kutta -9-V 
method is used here to solve these equations 
with given initial conditions, over a period 
of time (i. e. over a number bf steps). This 
provides a hrgh accuracy with an exceptable 
amount of computational effort. The algo- 
rithm is: 
Yn+l ' Yn +" (Kl+2K2+2K3+K4) 
where 
Kj - hf(Xnryn) 
X2 - hf(Xn+h/2 Yn+K112) 
K3 - hf(Xn+h/2: Yn. tK2/2) 
K4 . hf(Xn+h, Yn+K3) 
and h is the step size. 
The following simplifying assumptions are 
made: 
, A) The switching device itself is taken as a 
non-ideal switch but having the terminal 
characteristics representing-the GTO thyris- 
tor in the circuit; 
b) The 'snap-off' of diode reverse recovery 
current is instantaneous. 
c) Mutual inductive coupling effects are neg- 
lected. 
MODELLING OF THE DC CHOPPER 
Fig. l(a) shows the circuit with lumped stray 
inductances. 
The GTO turn-off process is divided into five 
time intervals. Fig. 2(a) and (b) shows these 
intervals and the waveform effects. 
Interval tj 
This is the GTO anode current fall time, dur- 
ing which the load*current is rapidlydiverted 
from the GTO into its parallel snubber. The 
anode current fall with ti-me t is represented 
empirically by: 
t2 ia ' IA (1 
To - tf/rI-IT7IT (2) Ohashi (3) 
is 0 IA - ia 
where IA - anode current to be interrupted; 
IT - peak tail current, approximately 
10-20% Of 
' 
IA- ' 
ia ' instantaneous anode current; 
iS. instantaneous snubber current; 
tf = anode current fall time. 
A possibly dangerous voltage spike is induced 
across GTO by the high rate of iise of cur- 
rent in the stray GTO-snubber loop inductance 
(L2+L3 in rig- l(a)). 
Interval t2 
This is the time taken for the snubber capac- 
itor voltage to rise almost linearly from the 
accumulated value at the end of the spike to 
just above the supply voltage Ed, the equiv- 
-alent circuit being as Fig. l(b). The system 
equations are: 
1 
is], [R/L4 -R/L4 -1/L4 is Edtt+0.21AL5 
0t Or, 4 Dit 000 it + -0.21A/tt 
DVC 1 /Cs 00 Vcs 0 
where it is the instantaneous tail current 
(assumed to decay linearly), tt is the tail 
current decay time (- tc+to/s Fig. 2(b)), tc 
is the near constant current 
ýharging time, 
to is the oscillatory overshoot time 
iT 
qUs-/2, 
D is the operator d/dt- 
L=Ld+Ldf+Ll+L3, L4-Ld+LL+Ll+L3, L5=Ld+LL+Ll. 
Interval t, 3 
The equivalent Circuit is shown in Fig. l(c) . 
The freewheeling diode Df commences conciaction, 
taking over the load current flow from the 
snubber circuit, this being completed at the 
end of the interval. The capacitor voltage 
over3hoots the supply voltage due to the 
I 
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Transients at turn-off of Both Conducting 
GTOs 
When switching off Al and A2 together, the 
bridge operates symmetrically and the usual 
GTO voltage spikes and oscillatory overshoots 
occur. 
The load current divides between the upper 
and lower branches at the nodes at both sides 
of the bridge instead of one. There is no 
independent blocking GTO to experience a 
cross-coupled voltage spike as above. 
A practical feature likely to occur is some 
turn-6off time difference between the two 
GTOs being switched. This can result from 
GTO turn-off time differences and/or timing 
inaccuracies of the gate drive applied 
(rukui, Amano and Mlya, 4). The waveforms of 
Fig. 5 apply to such a situation with A2 
turning off 1.2jLs before Al. The result is 
that conditions of a single GTO turning off 
occur for this short interval before those 
of the two GTO turn-off, 'giving some small 
asymmetry transient waveforms. Fig. 5 shows 
relevant waveforms. The commencement of Bl 
snubber capacitor overcharging through Al 
after A2 has turned off (at the commencement 
of its tail current) is evident. This res- 
ults in Al having to turn off increased 
current which could be dangerous if it is 
operating near its turn-off current limit. 
Once Al has turned off (start of its tail), 
Bl snubber capacitor current falls and rev- 
erses as the capacitor discharges through 
the snubber diode then its parallel resistor. 
However, since this capacitor originally 
blocked voltage Ed, but finally must block 
voltage Ed/2 with both Al and Bl off, its 
discharge current builds up for a longer 
interval to effect this. 
Transients at single GTO turn-on from free- 
wheeling 
Consider, for a change, A2 being permanently 
on with Al switched alternately on and off. 
With Al off, load current freeýheels through 
A2 and D4. Al picks up the current from D4 
when switched on. The Al snubber capacitor, 
previously charged to Ed, discharges locally 
through Rs ana Al. B1 snubber capacitor must be charged from zero to Ed, which it does 
oscillatorily through Ld-and Al which, how- 
ever,. depresses the bridge DC rail voltage. 
There is thus a coupled transient across 
blocking GTO B2 whose snubber capacitor 
discharges oscillatorily but must then re- 
charge with an opposite half cycle giving 
voltage overshoot, the DC rail voltage then 
being lifted. Figs. 6 (a) and (b) show the 
voltages across Bl and B2 which demonstrate 
this. B2 snubber diode reverse recovery 
occurs before that of Bl, GTO Bl exerting a 
hold-up effect on B2 voltage until Bl snubber 
diode reverse recovery, after which both 
potentials subside to Ed- 
An important feature is diode D4 reverse 
recovery, during which a temporary shoot- 
through condition occurs across the DC rails. 
Inductances Ld, Lal and Lbl exert a limiting 
influence on the current rise, and frequently 
the La and Lb inductances are enhanced by 
added inductors, usually with their own 
freewheeling diodes. 
Transients at double GTO turn-on from feedback 
Turn-on of Previously conducting GTOs. Letting 
GTOs Al and A2 turn on identically, they 
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will, pick up current from feedback diodes D4 
and D3 respectively. Operation is symmetri- 
cal in the bridge, but the above shoot-through 
and capacitor overcharge features are-present. 
Bl and B2 snubber capacitors-charge from zero 
voltage, overshooting Ed due to'the summed 
stray inductances in their current paths. 
Their voltages then decay to Ed by discharge 
through the connected resistor R.. Slight 
differences of turn-on time do not give rise 
to possibly dangerous conditions. 
Turn-on of the alternative GTO diagonal pair. 
Following Al and A2 conduction, and subse- 
quent feedback through diodes D3 and D4, when 
GTOs Bl and B2 are turned on they take over 
conduction from their antiparallel diodes D3 
and D4 following the load current zero cross- 
ing. There is no change of voltage distri- 
bution across the snubber capacitors and no 
transients occur. 
COMPARISON BETWEEN COMPUTED AND OBSERVED 
WAVEFORMS 
Generally, the computed and observed waveforms 
compare very well. The assumption of snubber 
diode reverse recovery snap off gives rise to 
small differences, this being particularly 
demonstrated in Fig. 2 where the computed 
voltage undershoot did not occur experiment- 
ally. Fast recovery diodes were used. Only 
a few relevant sample waveforms can be 
presented. 
CONCLUSIONS 
The analysis satisfattorily models the cir- 
cuit behaviour under transient switching con- 
ditions when representative GTO thyristor and 
diode terminal characteristics, and stray 
path inductances are used. The device 
characteristics are somewhat approximated, for 
example by using a linear fall of GTO current 
and instantaneous snap-off of diode reverse 
recovery current. It was not intended to 
model the GTO by active and passive compon- 
ents, such as by using SPICE software. A 
separate small-scale exercise in the respect 
did not give very satisfactory results. 
The important practical features demonstrated 
are: 
M Stray path (including component) ind- 
uctances should be minimised, -especially that 
of the source; 
For the H-bridge, 
(ii) When turning off two diagonalCTOS to- 
gether, any difference of turn-off time res- 
ults in the slower device having to turn off 
increased current which can be potentially 
dangerous; 
(iii) Under certain switching conditions, 
overvoltages and snubber diode reverse rec- 
overy transients can be coupled across the 
bridge and felt across other blocking devices. 
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stored inductive energy. The system matrix is 
Vi, RLdf/Li -RLdf/Lj -RLdf/L2 -L6/L2 LS IdttL6-Q. 21AL2 9 
ttLj 
Dit a0 
it -0.21A/tt 
Dif -"7/Lj -RL7/Lj -RL7/Lj -Lt/Li 
If -IdttLt+0.21ALfO 
ttLd OVC8 I/c, 000 VCS 0 L- -i ----- 
where if - instantaneous freewheeling cuirent 
LgLt+Ldf ý, L7-Ld+Ll+L3, L8-(L4L6-Ll) , L9 
( 1, -L5L6)t 0ý LjL3. 
z 
Intery"al tA 
The small GTO tail current and capacitor 
overshoot current having fallen to zero, the 
snubber capacitor CS disch&rges back through 
Df to the sup? ly via the snubber diode during 
its reverse recovery, (Fig. 1d). This is re- 
presented by the equations. 
Di, 0 -RLdf/L2 -L6/L2 is EdL6/L2 12 12 12 
Dif -0 -RL11/L2 -Ldf/L2 
if + EdLdf/L2 12 12 12 
DVCS I/Cs 00 VCS 0 
where Lll- Ld+Ldf+Ll+L3, L2 (LllL6-Ljf) 12 
interval t 
:5 
On completion of the snubber diode reverse 
recovery, the capacitor discharge current 
diverts into the parallel resistor Rs, a 
sudden voltage drop appearing across the GTO. 
Thereafter the voltage across the GTO falls 
to the supply value Ed (Fig. 2b). If the rev- 
erse recovery is slow, or abrupt snap-off of 
reverse recovery current occurs, an 'under- 
shoot' may take place (Fig. 2b) which is un- 
desirable and possibly dangerous. The equiv- 
alent circuit is shown in Fig. l(e) and the 
system matrix is 
2 
Dis -RsL6/L2 _R]ýdf/L2 -L6/L2 
i, EdL6/Ll2 
12 12 12 
Dif - -RSLdf/L2 
2 Ldf/L2 if + EdLdf/L2 
12_RL11/L12 12 12 
DVC., I/C, 0- VC3 
0 
XODELLING OF THE H-BRIDGE 
The procedure for obtaining and solving the 
system equations for the H-bridge, Fig. 3, is 
similar to that of the DC chopper. The 
bridge is far more complex wiih many more 
equations, and it is appropriate to give only 
a descriptive treatment here leading to com- 
puted and experimental waveforms. 
Basic Switching Patterns 
The versatile H-bridge is capable of operating 
in a number of ways. Neglecting the effects 
of the snubbers for the moment, a fundamental 
feature of the operation with an inductive 
load is that when a GTO switches off (say A2 
in Fig. 3), the load current diverts into the 
diode. of the arm above or below it as approp- 
riate-(D3),. these diodes being termed free- 
wheeling or feedback diodes. 
Freewheeling. With load current supplied 
from the source through say Al and A2, by 
turning off one GTO (say A2), current is di- 
verted through the freewheeling path D3 and 
Al, the supply current-falling to zero. The 
voltage across the load is zero, neglecting 
Al and D3 conduction drops. 
Feedback. If two GTOs are turned off (Al and 
A2), the inductive load current is fed back 
to the source via D3 and D4, the supply cur- 
rent therefore reversing. The polarity of the 
load voltage also reverses. 
Turn-on from freewheeling. By turning on the 
previously conducting GTO W), the situation 
reverts to a DC source supplied load (through 
Al and A2). This is appropriate for bridge 
operation as a DC chopper or a pulse-width 
modulated inverter switching within a half- 
cycle. There is no load voltage polarity 
reversal. Note that it is not allowable to 
switch on the complementary diagonal pair of 
GTOs (Bl and B2) as a DC supply short circuit 
would result (through Al and Bl). 
Turn-on from feedback. Here there is the 
choice of switching on the previously con- 
ducting GTO pair (Al and A2), and reverting 
to the original load polarity appropriate for 
a DC chopper or PWM inverter again, or of 
switching on the alternate pair (Bl and B2) to 
reverse the load polarity. In fact, this 
polarity is already reversed by the feedback 
action, and the GTOs will take over conduction 
from their antiparallel feedback diodes only 
when the inductive load current reverses 
naturally. Such operation is typical of the 
reversal at the end of a voltage half-cycle 
in either quasi-square or PWM inverters. 
Such basic switching operations are greatly 
complicated by the effects of the stray ind- 
uctances, snubbers and device imperfections. 
Transients at Turn-off of One Conductinq GTO 
on turning off GTO A2, its anode current is 
diverted into its snubber, as in interval tl, 
for the chopper, producing the same voltage 
spike across A2. As the A2 snubber capacitor 
voltage builds up, the B2 snubber capacitor 
(originally charged to supply voltage Ed) 
discharges, the constant load current dividing 
between the A2 and B2 branches suitably to 
effect this. The rising upper branch current 
freewheels through Al, the supply current 
falls and the induced voltage actoss source 
inductance Ld lifts the bridge supply rail 
voltage, giving an oscillatory overcharging 
above E4 of Bl snubber capacitor through GTO 
Al. This is demonstrated by the waveforms of 
Fig. 4. 
When the A2 snubber capacitor voltage reaches 
Ed, D3 commences its conduction, taking over 
the rising branch current flow from the 
parallel snubber capacitor. The A2 snubber 
capacitor current perceptably falls at an in- 
creased rate as its voltage overshoots Ed- 
Since the diversion of current into free-wheel 
ing is now more rapid, the Bl voltage over- 
shoot current is increased. At the peak of 
the A2 voltage overshoot oscillation, its 
snubber capacitor current reverse to dis- 
charge through its snubber diode reverse 
recovery, then the resistor as usual. However, 
a very rapid voltage fall is prevented by the 
overcharged Bl snubber capacitor voltage 
being coupled to A2 via the DC rails, Al and 
D3, and 'holding-up' the A2 voltage for a 
short interval. Bl capacitor current natur- 
ally falls, Ld effectively isolating the 
source, until it reverses to discharge through 
its snubber diode reverse recovery. This ends 
the 'hold-up' interval. Bl and A2 snubber 
capacitors then discharge through their 
snubber resistors to blocking voltage Ed- 
The most influencing stray inductances are 
those of the source and the bridge rails. 
%P 263 
Ld Ld 
+ 
L 
ILI 
(Loadl L3 
erTOir GTO R, 'I, 
Ca Capacitor 
L 
R- -0 
Do 
LZ I 
.= Ce 
(a) 
Ld 
(b) 
Ld 
L3 L3 
Reservoir 
Capacitor 
I'lS 
Cs 
=P 
(Load) IS tLoad) 
LZ 
Cs 
L? 
'1,3 P'. L3 i 
Reservoir 31.. erToir To 
Capacitor 
G. capacitor 
G Is 
2 LZ 
Cs CS 
(d) (a) 
Figure I DC chopper circuit and equivalent cirCUit3 for GTO thyr13tor turn-off intervals 
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Figure 2 Computed and observed waveforms 
at GTO thyristor turn-off in DC 
chopper 
R-Bridge 
-. DC r Quasi- . 
Circuit conditions: Chopp. Sr Iquare PWm 
Operating frequency(Hz) 100 100 - 
Carrier frequencT(Hz) - - 6oo 
Modulating frequency(Hz) - - 75 
Supply voltage Ed(V) 300 200 200 
Snubber resistor(rL) 8 5 5 
Snubber capacitance(, UF) 4 0.5 0.5 
Load resistor(m) 0.5 2 2 
Load inductanceOiH) 65 590 590 
Ld4 
Figure 3 H-Bridge with lumped stray inductances 
shown dashed 
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